DOCSLIB.ORG

Design, Automation and Test in Europe

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Design, Automation and Test in Europe ADVANCE PROGRAMME follow us on www.date-conference.com Design, Automation and Te s t in Europe 25 – 29 MARCH 2019, FLORENCE, ITALY DATE19 DATE 2019 SPONSORS European Design and Electronic System Automation Association Design (ESD) Alliance 25 – 29 March 2019, IEEE Council on European Electronic Chips Florence, Electronic Design Automation & Systems design Initiative Italy ACM Special Interest Group Russian Academy on Design Automation of Sciences MON TECHNICAL CO-SPONSORS • IEEE Computer Society test technology technical Council (tttC) TUE • IEEE Solid-State Circuits Society (SSCS) • International Federation for Information Processing (IFIP) WED EVENT SPONSORS THU CORPORATE SPONSORS FRI C02 www.date-conference.com PROGRAMME GUIDE Media Partners 002 DATE19 Welcome 004 General Information 011 KEYNOTE SPEAKERS Astrid Elbe, Intel Labs Europe, DE 006 Jürgen Bortolazzi, Porsche, DE 007 Claudio Giorgione, Museo Nazionale della Scienza 008 Italy e della Tecnologia Leonardo da Vinci, Milano, IT David Pellerin, Amazon, US 009 Edward A. Lee, University of California, Berkeley, US 010 EXECUTIVE SESSIONS 015 Florence, Giovanni De Micheli, EPF Lausanne, CH Marco Casale-Rossi, Synopsys, IT 2019, EMBEDDED MEETS HYPERSCALE AND HPC 016 Christoph Hagleitner, IBM Research Zurich, CH Christian Plessl, Paderborn University, DE March MODEL-BASED DESIGN OF INTELLIGENT SYSTEMS 017 Marc Geilen, Eindhoven University of Technology, NL Sander Stuijk, Eindhoven University of Technology, NL 25 – 29 Patricia Derler, National Instruments, US SPECIAL & EU SESSIONS 018 Andreas Herkersdorf, Technical University of Munich, DE Tulika Mitra, National University of Singapore, SG Martin Schoeberl, Technical University of Denmark, DK DATE 2019 – AT A GLANCE 020 A brief overview of the event MON MONDAY TUTORIALS AND EVENTS 029 Six afternoon tutorials 029 Welcome Reception & PhD Forum hosted by EDAA, 164 ACM SIGDA, and IEEE CEDA TECHNICAL SESSIONS 039 TUE Full listing of DATE technical programme and special sessions FRIDAY WORKSHOPS AND EVENTS 109 Ten full-day workshops 109 International F1/10 Autonomous Racing Demo 169 supported by IEEE CEDA EXHIBITION THEATRE PROGRAMME OVERVIEW 142 WED Free for exhibition visitors UNIVERSITY BOOTH 146 FRINGE TECHNICAL MEETINGS 164 AND CO-LOCATED WORKSHOPS EXHIBITION GUIDE 171 THU Committees & Topic Chairs 204 Detailed Index 208 Venue Plan C04 FRI www.date-conference.com 1 DATE19 MEDIA PARTNERS The DATE organisation and sponsors would like to extend their warm- est gratitude to all press journalists who give DATE coverage in the edi- torial pages. Listed below are the media houses and publications who generously agree to form a media partnership with DATE. 25 – 29 March 2019, AUTOCAD & Inventor Magazin Florence, AutoCAD & Inventor Magazin covers more than just IT subjects - we report on all aspects of professional life that are important for con- structing engineers and planners. We focus especially on innovations in drive technology, automation technology, connectivity, construction Italy components, fluid technology, electrical engineering and materials. www.autocad-magazin.de MON Chip Design Magazine Chip Design covers all of the technical challenges and implementa- tion options engineers face in the development and manufacture of today's complex integrated circuits. Chip Design is the only media network dedicated to the advanced IC Design market. Visit www.chip- designmag.com to stay informed about the latest developments in TUE chip modeling, architecture, design, test and manufacture, from EDA tools to digital and analog hardware issues. The System Level Design and Low Power Engineering Portals offer focused editorial content you won’t want to miss. And, be sure to visit www.eecatalog.com for valu- able information about all of Extension Media's outstanding technol- ogy resources. WED www.chipdesignmag.com EDACafé THU EDACafe.Com is the #1 EDA web portal. Thousands of IC, FPGA and Sys- tem designers visit EDACafé.com to learn the latest news and research design tools and services. The sites attract more than 75,000 unique visitors each month and leverages TechJobsCafé.com to bring you job opportunities targeted to engineering and design. And daily e-news- letters reach more than 40,000 engineering professionals. FRI For more details visit www.EDACafe.com and www.TechJobsCafe.com 2 www.date-conference.com MEDIA PARTNERS Engineering & Technology Magazine – DATE19 Published by The IET Engineering & Technology is packed with articles on the latest tech- nology covering the areas of communications, control, consumer technology, electronics, IT, manufacturing & power engineering. It is Europe’s largest circulation engineering magazine, published monthly & offers a global circulation of over 140,000 copies to more than 100 Italy countries & a high pass-on readership. Each member of the Institution of Engineering & Technology (IET) re- ceives a copy as part of their membership package. Readers include design & development engineers, system designers & integrators, Florence, solutions providers & installers, engineering distributors, consultants, planners, facilities managers & end-users. 2019, With its HQ in London & regional offices in Europe, North America & Asia-Pacific, the Institution of Engineering & Technology provides a global knowledge network to facilitate the exchange of ideas & pro- March mote the positive role of technology around the World. The Institution of Electrical Engineers, dating from 1889, became the Institution of Engineering & Technology in 2006. It now organises more than 120 conferences & other events each year whilst providing professional 25 – 29 advice & briefings to industry, education & governments. www.eandtmagazine.com Elektronik i Norden MON Elektronik i Norden, an important tool for the Nordic electronic indus- try. We want Elektronik i Norden to be the most important source of information for the Nordic electronic industry (Sweden, Finland, Nor- way and Denmark). A circulation of 25,800 personally addressed cop- ies proves we are the major electronics paper in this area. We publish news, comments and in-depth technical articles. TUE www.elinor.se Sensors WED Sensors (ISSN 1424-8220; CODEN: SENSC9) is an open access journal published monthly online by MDPI. Sensors devotes to fast publication of the latest achievements of technological developments and scien- tific research in the huge area of physical, chemical and biochemical sensors, including remote sensing and sensor networks. Both experi- mental and theoretical papers are published, including all aspects of THU sensor design, technology, proof of concept and application. Sensors organizes special issues devoted to specific sensing areas and applica- tion each year. www.mdpi.com/journal/sensors FRI www.date-conference.com 3 DATE19 WELCOME TO DATE 2019 Dear Colleague, We proudly present the Advance Programme of DATE 2019. DATE combines the world’s favourite electronic systems design and test conference with an international exhibition for electronic design, au- tomation and test, from system-level hardware and software imple- mentation right down to integrated circuit design. 25 – 29 Out of a total of 834 paper submissions received, a large share (38%) is coming from authors in Europe, 28% of submissions are from the Americas, 33% from Asia, and 1% from the rest of the world. This dis- March tribution demonstrates DATE’s international character, global reach and impact. For the 22nd successive year, DATE has prepared an exciting tech- 2019, nical programme. With the help of 326 members of the Technical Programme Committee who carried out 3276 reviews (mostly four Florence, reviews per submission), finally, 202 papers (24%) were selected for regular presentation and 91 additional ones (cumulatively 35%, in- cluding all papers) for interactive presentation. The DATE conference will take place from 25 to 29 March 2019 at the Italy Firenze Fiera in Florence, Italy. On the first day of the DATE week, five in-depth technical tutorials on the main topics of DATE as well as two hands-on industry tutorials will be given by leading experts in their respective fields. The topics cover Machine Learning for Manufacturing and Test, OpenCL Design Flows for FPGAs, Approximate Computing, Hardware-based Security, and Safety and Security in Automotive, while the hands-on tutorials are on Quan- MON tum Computing with IBM Q and Python Productivity for Xilinx Zynq. During the Opening Ceremony on Tuesday, plenary keynote lectures will be given by Astrid Elbe, Managing Director of Intel Labs Europe, and Jürgen Bortolazzi, Director Driver Assistance Systems and Highly Automated Driving at Porsche. On the same day, the Executive Track offers a series of business panels with executive speakers from compa- nies leading the design and automation industry, discussing hot topics. TUE Furthermore, a talk by Claudio Giorgione, Curator of the Leonardo De- partment at the National Museum of Science and Technology Milano, will give insight into life and work of Leonardo da Vinci in line with the 500th anniversary of his death, which is celebrated in Florence in 2019. The main conference programme from Tuesday to Thursday includes 58 technical sessions organized in parallel tracks from the four areas WED D – Design Methods & Tools A – Application Design T – Test and Dependability E – Embedded and Cyber-physical Systems and from several special sessions on Hot Topics, such as Emerging THU Design Technologies, Design and Test of Secure Systems, IoT Security, Embedded Systems for
Load more

Recommended publications
  • Demand-Based Scheduling Using Noc Probes
    Demand-based Scheduling using NoC Probes Kurt Shuler Jonah Probell Monica Tang Arteris, Inc. Sunnyvale, CA, USA www.arteris.com ABSTRACT Contention for shared resources, such as memory in a system-on-chip, is inefficient. It limits performance and requires initiator IPs, such as CPUs, to stay powered up and run at clock speeds higher than they would otherwise. When a system runs multiple tasks simultaneously, contention will vary depending on each task’s demand for shared resources. Scheduling in a conventional system does not consider how much each task will demand shared resources. Proposed is a demand-based method of scheduling tasks that have diverse demand for shared resources in a multi- processor system-on-chip. Tasks with extremes of high and low demand are scheduled to run simultaneously. Where tasks in a system are cyclical, knowledge of period, duty cycle, phase, and magnitude are considered in the scheduling algorithm. Using demand-based scheduling, the time variation of aggregate demand is reduced, as might be its maximum. The average access latency and resulting idle clock cycles are reduced. This allows initiator IPs to run at lower clock frequencies, finish their tasks sooner, and spend more time in powered down modes. Use of probes within a network-on-chip to gather demand statistics, application-specific algorithm considerations, operating system thread scheduler integration, and heterogeneous system middleware integration are discussed. Contents 1. Introduction ......................................................................................................................................................................
    [Show full text]
  • Microsoft Opensources Its C Standard Library STL
    Microsoft Open-sources Its C Standard Library (STL) 1 / 4 2 / 4 Microsoft Open-sources Its C Standard Library (STL) 3 / 4 Microsoft Visual Studio Team just opened sourced the C++ Standard Library (aka STL) ... The STL (Standard Template Library) was developed separately, and then ... But it was not developed as part of the C++ standard, and for this ... of the C++ Standard Library (also known as the STL) as open source.. That means you'll be able to compile C++ programs against both and it'll work, but it also means reactos can just include the actual C++ standard binary and .... STL, their C++ standard library... http://www.phoronix.com/scan.php?page=news_item&px=Microsoft-STL-Open-Source.. ... our implementation of the C++ Standard Library (also known as the STL) as open source. https://github.com/microsoft/STL is our new repository, containing all of ... As it explains, we're still working on migrating to GitHub.. Microsoft has made its implementation of the Standard Library of C++ open-source on GitHub. The implementation becomes available under .... Microsoft C++ Standard Library wordt open source ... Op de Github site https://github.com/microsoft/STL staat de nieuwe repository, die een .... Last week, Microsoft open-sourced its implementation of the C++ Standard Library, also known as STL. The library is shipped along with MSVC (Microsoft Visual C++ compiler) toolset and the Visual Studio IDE. ... Users can use the C++ library repo for participating in the STL’s .... MSVC's implementation of the C++ Standard Library. ... But if you need parts of your own source code to trigger the STL bug, you need to extract that for us.
    [Show full text]
  • Downloaded from the Same Web Page
    Finding short and implementation-friendly addition chains with evolutionary algorithms The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation Picek, Stjepan et al. “Finding Short and Implementation-Friendly Addition Chains with Evolutionary Algorithms.” Journal of Heuristics 24, 3 (June 2017): 457–481 © 2017 Springer Science+Business Media, LLC As Published https://doi.org/10.1007/s10732-017-9340-2 Publisher Springer-Verlag Version Author's final manuscript Citable link http://hdl.handle.net/1721.1/115968 Terms of Use Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use. Journal of Heuristics manuscript No. (will be inserted by the editor) Finding Short and Implementation-friendly Addition Chains with Evolutionary Algorithms Stjepan Picek · Carlos A. Coello Coello · Domagoj Jakobovic · Nele Mentens Received: date / Accepted: date Abstract Finding the shortest addition chain for a given exponent is a sig- nificant problem in cryptography. In this work, we present a genetic algorithm with a novel encoding of solutions and new crossover and mutation opera- tors to minimize the length of the addition chains corresponding to a given exponent. We also develop a repair strategy that significantly enhances the performance of our approach. The results are compared with respect to those generated by other metaheuristics for exponents of moderate size, but we also investigate values up to 2255 − 21. For numbers of such size, we were unable to find any results produced by other metaheuristics which could be used for comparison purposes.
    [Show full text]
  • A NATIONAL STRATEGY to RESTORE COASTAL and ESTUARINE HABITAT Dear Friend
    A NATIONAL STRATEGY TO RESTORE COASTAL AND ESTUARINE HABITAT Dear Friend, The rich interplay between the land and the sea creates one of America’s most valuable natural, economic, and cultural res o u r ces—its estuaries and coasts. In this unique nexus— characterized by the dynamic blending of salt and fresh water during tidal cycles—abundant life is created and nurtu re d . Estuaries nurtu r e not only shellfish, fish, and wildlife, but also nourish the human spirit. We ar e from the sea, and we are continually lured back to its edge, rei n f o r cing the kinship we sh a r e with this place as we sail, fish, swim, and relax near a glistening bay or a rocky shore. And yet, no place on earth more directly embodies the challenge of balancing human needs and the needs of other species than estuaries. By 2025, 75 percent of our population will live within 50 miles of the coast. We must learn how to develop our own habitat while also pro- tecting and restoring the very essence of what binds us to our coasts. Re s t o r e America’s Estuaries and the National Oceanic and Atmospheric Administration are pleased to present A National Strategy to Restore Coastal and Estuarine Habitat, and we are grateful to the scores of scientists, restoration practitioners, program managers, and others who contributed their expertise and insights. This National Strategy takes a major step to w a r d reclaiming losses of the past 200 years. We look forwa r d to continued collaboration as we move forwa r d and reinvest in our coastal and estuarine habitats.
    [Show full text]
  • Fourq on ASIC: Breaking Speed Records for Elliptic Curve Scalar Multiplication
    FourQ on ASIC: Breaking Speed Records for Elliptic Curve Scalar Multiplication Hiromitsu Awano∗ and Makoto Ikeda† VLSI Design and Education Center, The University of Tokyo Hongo 7-3-1, Bunkyo-ku, Tokyo, Japan, 113–8656 Email: ∗[email protected], †[email protected] Abstract—An ASIC cryptoprocessor for scalar multiplication To reduce the key size without degrading the security level, (SM) on FourQ is proposed. By exploiting Karatsuba multi- elliptic curve digital signature algorithms (ECDSAs) have been plication and lazy reduction techniques, the arithmetic units developed. In comparison to RSA, ECDSA exploits a scalar of the proposed processor are tailored for operations over multiplication, the repetitive additions of a point along an quadratic extension field (Fp2 ). We also propose an automated instruction scheduling methodology based on a combinatorial elliptic curve, to produce a one-way function. ECDSA is optimization solver to fully exploit the available instruction- known to achieve the same security strength with only a 1/10 level parallelism. With the proposed processor fabricated by of key length used in RSA [4], e.g., a 256 bit elliptic curve using a 65 nm silicon-on-thin-box (SOTB) CMOS process, we public key should provide comparable security to a 3072 bit demonstrate that an SM can be computed in 10.1 μs when a typical operating voltage of 1.20 V is applied, which corresponds RSA public key, which drastically reduce the key storage and to 3.66× acceleration compared to the conventional P-256 curve transmission cost and is suitable for embedded applications.
    [Show full text]
  • Compact Variable-Base ECC Scalar Multiplication Using Euclidean Addition Chains
    Compact Variable-base ECC Scalar Multiplication using Euclidean Addition Chains Fabien Herbaut1, Nicolas Meloni´ 2 and Pascal Veron´ 2 1INSPE Nice-Toulon, Universite´ Coteˆ d’Azur, Institut de Mathematiques´ de Toulon, France 2Institut de Mathematiques´ de Toulon, Universite´ de Toulon, France Keywords: Elliptic Curves, Scalar Multiplication, Side-channel Protection, Memory Usage, Addition Chain. Abstract: The random generation of Euclidean addition chains fits well with a GLV context (Dosso et al., 2018) and provides a method with decent performance despite the growth of the base field required to get the same level of security. The aim of this paper is to reduce the size of the base field required. Combined with an algorithmic improvement, we obtain a reduction of 21% of the memory usage. Hence, our method appears to be one of the most compact scalar multiplication procedure and is particularly suitable for lightweight applications. 1 INTRODUCTION AND a larger curve as compared to other methods for the CONTEXT same security level. But despite the growth of the base field, it provides decent speed results and very The increasing importance of smart devices such as good memory usage performance. smart cards or sensor networks comes with growing The aim of this paper is to improve the method needs for low cost algorithms in the area of crypto- described in Section 4 of (Dosso et al., 2018). First, graphic primitives. Relevant solutions should involve we obtain an asymptotic reduction of 7.97% of the low memory usage and a compact code which does size of the base field required. Next, we modify the not sacrifice protection against physical attacks.
    [Show full text]
  • MIPI Low Latency Interface (LLI) for Mobile Phone Bom Cost Savings
    MIPI Low Latency Interface (LLI) for Mobile Phone BoM Cost Savings Scott Yang Greater China Country Manger Arteris Inc 1 Copyright © 2012 MIPI Alliance. All rights reserved. Legal Disclaimer The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI. The material contained herein is provided on an “AS IS” basis and to the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence. ALSO, THERE IS NO WARRANTY OR CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL. All materials contained herein are protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and cannot be used without its express prior written permission. IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.
    [Show full text]
  • Flexnoc® Interconnect IP
    FlexNoC® Interconnect IP Arteris IP FlexNoC network-on-chip (NoC) interconnect IP improves performance, development time, power consumption and die size of system on chip (SoC) devices for consumer electronics, mobile, automotive and other applications. Benefits Fast Facts SILICON PROVEN • Scales from 10s to 100s of IP blocks FlexNoC is the first commercial NoC interconnect and is shipping in over 1.5 Billion chips. • Protocol interoperability: It is the backbone SoC interconnect used by Samsung, Mobileye, Altera (Intel), Hisilicon AMBA AXI, AHB, APB; OCP; PIF; (Huawei) and other industry leaders for their most important projects. custom / proprietary • Lowest die area & congestion STATE-OF-THE-ART TECHNOLOGY FlexNoC is continually updated with the latest technologies, including support for new • Lowest latency & power protocols like AMBA® AHB5 and new capabilities like the FlexNoC Resilience Package for • Shortest design time automotive ISO 26262 compliance and the PIANO Timing Assistance Package. • Visual floorplan, area & timing SCALABILITY & PRODUCTIVITY closure estimation Create SoCs using IP with any protocol (AMBA, OCP, PIF or proprietary) and scale up • Integrated systemc simulation & UVM to 100s of IP blocks. Implement any topology (tree, ring, or mesh) while reducing verification support development time through the use of automated simulation and verification technology. • Optimal QOS—bandwidth & latency • Meet ISO 26262 ASIL D requirements CPU Subsystem Design-Specific Subsystem DSP Subsystem (A/V) Application IP Subsystem 2D A72 A72 A53 A53 IP IP IP IP IP IP CPU Subsystems GR. A72 A72 A53 A53 3D Graphics FlexWay Interconnect FlexWay Interconnect MPEG L2 Cache L2 Cache IP IP IP IP IP IP Ect. Ncore Cache Proxy $ FlexNoC Non-Coherent Interconnect Interchip Links CMC Coherent Interconnect CodaCache LLC WiFi CRI HDMI Crypto Firewall MIPI GSM (PCF+) Display LTE Memory Scheduler Subsystem Interconnect RSA-PSS PMU Cert.
    [Show full text]
  • Download.Nvidia.Com/Pdf/Tegra/Tegra-X1-Whitepaper
    Models and Techniques for Designing Mobile System-on-Chip Devices by Ayub Ahmed Gubran A DISSERTATION SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF Doctor of Philosophy in THE FACULTY OF GRADUATE AND POSTDOCTORAL STUDIES (Electrical and Computer Engineering) The University of British Columbia (Vancouver) August 2020 © Ayub Ahmed Gubran, 2020 The following individuals certify that they have read, and recommend to the Fac- ulty of Graduate and Postdoctoral Studies for acceptance, the dissertation entitled: Models and Techniques for Designing Mobile System-on-Chip Devices submitted by Ayub Ahmed Gubran in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Electrical and Computer Engineering Examining Committee: Tor M. Aamodt, Electrical and Computer Engineering Supervisor Steve Wilton, Electrical and Computer Engineering Supervisory Committee Member Alan Hu, Computer Science University Examiner Andre Ivanov, Electrical and Computer Engineering University Examiner John Owens, The University of California-Davis, Electrical and Computer Engineering External Examiner Additional Supervisory Committee Members: Sidney Fels, Electrical and Computer Engineering Supervisory Committee Member ii Abstract Mobile SoCs have become ubiquitous computing platforms, and, in recent years, they have become increasingly heterogeneous and complex. A typical SoC to- day includes CPUs, GPUs, image processors, video encoders/decoders, and AI engines. This dissertation addresses some of the challenges associated with SoCs in three pieces of work. The first piece of work develops a cycle-accurate model, Emerald, which pro- vides a platform for studying system-level SoC interactions while including the impact of graphics. Our cycle-accurate infrastructure builds upon well-established tools, GPGPU-Sim and gem5, with support for graphics and GPGPU workloads, and full system simulation with Android.
    [Show full text]
  • Listening in Paris: a Cultural History, by James H
    Listening in Paris STUDIES ON THE HISTbRY OF SOCIETY AND CULTURE Victoria E. Bonnell and Lynn Hunt, Editors 1. Politics, Culture, and Class in the French Revolution, by Lynn Hunt 2. The People ofParis: An Essay in Popular Culture in the Eighteenth Century, by Daniel Roche 3. Pont-St-Pierre, 1398-1789: Lordship, Community, and Capitalism in Early Modern France, by Jonathan Dewald 4. The Wedding of the Dead: Ritual, Poetics, and Popular Culture in Transylvania, by Gail Kligman 5. Students, Professors, and the State in Tsarist Russia, by Samuel D. Kass ow 6. The New Cultural History, edited by Lynn Hunt 7. Art Nouveau in Fin-de-Siecle France: Politics, Psychology, and Style, by Debora L. Silverman 8. Histories ofa Plague Year: The Social and the Imaginary in Baroque Florence, by Giulia Calvi 9. Culture ofthe Future: The Proletkult Movement in Revolutionary Russia, by Lynn Mally 10. Bread and Authority in Russia, 1914-1921, by Lars T. Lih 11. Territories ofGrace: Cultural Change in the Seventeenth-Century Diocese of Grenoble, by Keith P. Luria 12. Publishing and Cultural Politics in Revolutionary Paris, 1789-1810, by Carla Hesse 13. Limited Livelihoods: Gender and Class in Nineteenth-Century England, by Sonya 0. Rose 14. Moral Communities: The Culture of Class Relations in the Russian Printing Industry, 1867-1907, by Mark Steinberg 15. Bolshevik Festivals, 1917-1920, by James von Geldern 16. 'l&nice's Hidden Enemies: Italian Heretics in a Renaissance City, by John Martin 17. Wondrous in His Saints: Counter-Reformation Propaganda in Bavaria, by Philip M. Soergel 18. Private Lives and Public Affairs: The Causes Celebres ofPre­ Revolutionary France, by Sarah Maza 19.
    [Show full text]
  • Symbolic Verification of Cache Side-Channel Freedom
    1 Symbolic Verification of Cache Side-channel Freedom Sudipta Chattopadhyay, Abhik Roychoudhury Abstract—Cache timing attacks allow third-party observers reasoning over multiple execution traces. To this end, we pro- to retrieve sensitive information from program executions. But, pose a symbolic verification technique within our CACHEFIX is it possible to automatically check the vulnerability of a framework. Concretely, we capture the cache behaviour of a program against cache timing attacks and then, automatically shield program executions against these attacks? For a given program via symbolic constraints over program inputs. Then, program, a cache configuration and an attack model, our we leverage recent advances on satisfiability modulo theory CACHEFIX framework either verifies the cache side-channel (SMT) and constraint solving to (dis)prove the cache side- freedom of the program or synthesizes a series of patches to channel freedom of a program. ensure cache side-channel freedom during program execution. An appealing feature of our CACHEFIX approach is to At the core of our framework is a novel symbolic verification technique based on automated abstraction refinement of cache employ symbolic reasoning over the real counterexample semantics. The power of such a framework is to allow symbolic traces. To this end, we systematically explore real counterex- reasoning over counterexample traces and to combine it with ample traces and apply such symbolic reasoning to synthesize runtime monitoring for eliminating cache side channels during patches. Each synthesized patch captures a symbolic condition program execution. Our evaluation with routines from OpenSSL, ν on input variables and a sequence of actions that needs libfixedtimefixedpoint, GDK and FourQlib libraries to be applied when the program is processed with inputs reveals that our CACHEFIX approach (dis)proves cache side- channel freedom within an average of 75 seconds.
    [Show full text]
  • Arteris IP, On-Chip Interconnect Market Leader, Takes Full Control
    “With insight, monitoring and troubleshooting my networks in my Austin and Paris locations has never been easier.” Stéphane Méhat, CFO, Arteris IP Arteris IP, On-Chip Interconnect Market Company name: Arteris IP Leader, Takes Full Control of its Network Company Size: 51-200 through NETGEAR Insight Industry: BACKGROUND Semiconductors Founded in February 2003, Arteris IP provides Network-on-Chip (NoC) interconnect Company website: semiconductor intellectual property (IP) to System on Chip (SoC) makers to help reduce chip www.arteris.com development time, increase margins, and accelerate performance. Being the industry leader, Arteris IP invented the first commercial NoC SoC interconnect IP solution, FlexNoC, and the first Geographic region: Silicon Valley, California highly-configurable cache coherent interconnect IP, Ncore, which are used by notable design teams such as Samsung, Toshiba, Huawei / HiSilicon, Mobileye (Intel), Altera (Intel), and Texas Instruments. With a focus on providing innovative SoC interconnect IP technologies for an array of applications from automobiles to mobile phones, strong network technology enables Arteris IP to serve its customers. Stéphane Méhat, Chief Financial Officer, manages Arteris IP’s financial strategy, accounting, taxes, HR, and administration, and also oversees the company’s IT management. His nimble team includes IT manager, Bhavin Vaidya, an accountants, and office managers to support both the California, France, and Texas locations. PROBLEM/OBJECTIVE: Similar to other thriving small businesses in the Silicon Valley, Arteris IP is based primarily in Campbell, California, but also operates on a global scale. Stéphane was using a competitor’s devices in the Arteris IP France office and was beginning to set up a new office in Austin, Texas.
    [Show full text]