DOCSLIB.ORG

Scientific Computing on ARM Part 1

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Scientific Computing on ARM Part 1 Title 44pt sentence case Scientific Computing on ARM Part 1 Chris Adeniyi-Jones Affiliations 24pt sentence case Principal Engineer, Software and Large-Scale Systems ARM Research 20pt sentence case Linaro Connect - Budapest Thursday 9th March 2017 © ARM 2017 Title 40pt sentence case Agenda Bullets 24pt sentence case § How this got started … bullets 20pt sentence case § Ecosystem for HPC § Compilers § Libraries § Debuggers § Profilers § Scalable Vector Extension § Final Thoughts § Hands-on Sessions 2 © ARM 2017 Title 40pt sentence case Small beginnings: Mont-Blanc Project - 2011 Develop an energy-efficient HPC prototype Port and optimize HPC Research into technologies using low-power commodity embedded applications on the required for the next-generation Bullets 24pt sentence case technology. prototype HPC system bullets 20pt sentence case Prototype Compute evaluation Acceleration Performance Interconnect Prediction Memory Design Study 3 © ARM 2017 Title 40pt sentence case Mont-Blanc HPC Software Ecosystem Bullets 24pt sentence case bullets 20pt sentence case 4 © ARM 2017 Title 40pt sentence case Why “Commodity”? Bullets 24pt sentence case bullets 20pt sentence case Cost Availability Performance Energy efficiency? Supercomputing with Commodity CPUs: Are Mobile SoCs Ready for HPC? Nikola Rajovic, Paul M. Carpenter, Isaac Gelado, Nikola Puzovic, Alex Ramirez, Mateo Valero 5 © ARM 2017 ARM RESEARCH Title 40pt sentence case Serious ARM HPC deployments starting in 2017 Bullets 24pt sentence case § Two big announcements in 2017 about ARM in HPC in Europe bullets 20pt sentence case 6 © ARM 2017 Title 40pt sentence case Fujitsu HPC CPU Bullets 24pt sentence case bullets 20pt sentence case slides from Fujitsu at ISC’16 7 © ARM 2017 Text 54pt sentence case Ecosystem for HPC 8 © ARM 2017 Title 40pt sentence case Ecosystem for HPC Bullets 24pt sentence case List of software components needed: bullets 20pt sentence case § Linux OS availability § Compilers § Libraries § Debuggers § Profilers § Job schedulers Mix of open source and commercial products and applications… 9 © ARM 2017 Released Title 40pt sentence case Planned ARM HPC ecosystem roadmap Concept AppliedMicro X-Gene 1 & 2 Qualcomm Centriq AppliedMicro X-Gene 3 Hardware AMD Seattle Phytium Mars Fujitsu – Post K (SVE) Bullets 24pt sentence case Cavium ThunderX Cavium ThunderX2 bullets 20pt sentence case OpenHPC 1.2 ARM Optimized Routines Open-Source ARM Optimized Routines – vector versions software Altair PBS Pro GCC (gcc/g++/gfortran) LLVM - clang LLVM – Flang ARM C/C++ Compiler – ahead of LLVM trunk ARM Fortran Compiler ARM HPC ARM Performance Libraries tools ARM Code Advisor (Beta) ARM Code Advisor (Full release) ARM Instruction Emulator Allinea DDT and MAP Rogue Wave TotalView ISV software NAG Library & Compiler ISV software PathScale ENZO 2016 2017 Future 10 © ARM 2017 Title 40pt sentence case Open source in the ARM HPC ecosystem Bullets 24pt sentence case § Over the past 12 months many more packages and applications have been bullets 20pt sentence case successfully ported to ARM HPC 11 © ARM 2017 Title 40pt sentence case Linux / FreeBSD w/ AARCH64 support Bullets 24pt sentence case bullets 20pt sentence case 12.04LTS & 14.04LTS ß Also 14.10 & 15.04 releases Debian 8 adds AARCH64 – April 2015 released Fedora 22 released – May 2015 Red Hat Enterprise Linux Server for ARM CentOS Linux 7 for AArch64 Fedora 23 released – Nov 2015 7.2 BETA – Sept, 2015 GA – August 2015 OpenSUSE 13.2 – Nov 2014 SUSE Launches Partner Program to Bring SUSE Linux Enterprise 12 to 64-bit ARM July 2015 @ ISC ß Engaged with FreeBSD foundation / Semi-half & Cavium to get FreeBSD on ARMv8 FreeBSD Beta version demo’d by Semihalf – Nov. 2015 12 © ARM 2017 Title 40pt sentence case HPC filesystems Bullets 24pt sentence case bullets 20pt sentence case Software Status LUSTRE Ported HDFS Ported CEPH Ported BeeGFS Ported 13 © ARM 2017 Title 40pt sentence case Workload and cluster managers Bullets 24pt sentence case Software Status bullets 20pt sentence case IBM LSF Ported HP CMU Ported SLURM Ported Adaptive Computing (Moab) Future Altair PBS Works Ported OpenLava (LSF port) Ported 14 © ARM 2017 Text 54pt sentence case Compilers 15 © ARM 2017 Title 40pt sentence case Open source and commercial compilers § GCC § PathScale Bullets 24pt sentence case § C, C++, Fortran § C, C++ Fortran bullets 20pt sentence case § OpenMP 4.0 § OpenACC § OpenMP 4.0 § LLVM § NAG § C, C++ § Fortran § OpenMP 3.1, (4.0 coming soon) § OpenMP 3.1 § Fortran coming Q1 2017 § ARM C/C++ Compiler § LLVM based § Includes SVE 16 © ARM 2017 Title 40pt sentence case ARM C/C++ Compiler Text 30pt sentence case Commercially supported C/C++ compiler for Linux user-space HPC applications Bullets 24pt sentence case bullets 20pt sentence case LLVM-based § ARM-on-ARM compiler § For application development (not bare-metal/embedded) Regularly pulls from upstream LLVM, adding: § SVE support in the assembler, disassembler, intrinsics and autovectorizer § Compiler Insights to support ARM Code Advisor OpenMP § Uses latest open source (now ARM-optimized) LLVM OpenMP runtime § Changes pushed back to the community 17 © ARM 2017 Title 40pt sentence case ARM C/C++ Compiler – usage Bullets 24pt sentence case § To c o m p i l e C c o d e : bullets 20pt sentence case % armclang -O3 file.c –o file § To c o m p i l e C + + c o d e : % armclang++ -O3 file.cpp –o file 18 © ARM 2017 Title 40pt sentence case Common armclang options Flag Description Bullets 24pt sentence case bullets 20pt sentence case --help Describes the most common options supported by ARM C/C++ Compiler --vsn Displays version information and license details --version -O<level> Specifies the level of optimization to use when compiling source files. The default is -O0 -c Performs the compilation step, but does not perform the link step. Produces an ELF object .o file. Run armclang again, passing in the object files to link -o <file> Specifies the name of the output file -fopenmp Use OpenMP -S Outputs assembly code, rather than object code. Produces a text .s file containing annotated assembly code 19 © ARM 2017 Title 40pt sentence case LLVM OpenMP development Bullets 24pt sentence case § We have been contributing 5000 bullets 20pt sentence case ARM-related upstream patches 4500 to LLVM’s ‘libomp’ 4000 3500 § Example shown here is the Lulesh 3000 benchmark at size=80 running on 2500 1-96 cores 2000 Zones per second § GCC has slightly better serial 1500 performance 1000 500 § libomp demonstrates superior 0 scaling 0 16 32 48 64 80 96 Number of threads § Even when used with GCC! GCC + GOMP GCC + OMP LLVM + OMP 20 © ARM 2017 Title 40pt sentence case Parallelism to enable optimal HPC performance § OpenMP Bullets 24pt sentence case § We are adding enhancements to the LLVM OpenMP implementation to get better bullets 20pt sentence case AArch64 performance § ARM is active member of the OpenMP Standards Committee § OpenACC § PathScale and PGI are strong supporters of OpenACC § supported for ARM within ENZO § Auto-vectorization § ARM actively works on vectorization in GCC and LLVM, and encourages work with vectorization support in the compiler community. § PathScale’s compiler has vectorization support built in § MPI parallelism “just works” § Better Infiniband driver support is coming from Mellanox 21 © ARM 2017 Text 54pt sentence case Libraries 22 © ARM 2017 Title 40pt sentence case – now on ARM Bullets 24pt sentence case OpenHPC is a community effort to provide a Functional Components include Areas bullets 20pt sentence case common, verified set of open source packages for Base OS RHEL/CentOS 7.1, SLES 12 HPC deployments Administrative Conman, Ganglia, Lmod, LosF, ORCM, Nagios, pdsh, Tools prun ARM’s participation: Provisioning Warewulf § Silver member of OpenHPC Resource Mgmt. SLURM, Munge. Altair PBS Pro* I/O Services Lustre client (community version) § ARM is on the OpenHPC Technical Steering Numerical/Scientifi Boost, GSL, FFTW, Metis, PETSc, Trilinos, Hypre, Committee in order to drive ARM build support c Libraries SuperLU, Mumps I/O Libraries HDF5 (pHDF5), NetCDF (including C++ and Fortran Status: 1.2.0 release out now interfaces), Adios Compiler Families GNU (gcc, g++, gfortran) § All packages built on ARMv8 for CentOS and SUSE MPI Families OpenMPI, MVAPICH2 Development Autotools (autoconf, automake, libtool), Valgrind,R, § ARM-based machines are being used for building Tools SciPy/NumPy and also in the OpenHPC build infrastructure Performance PAPI, Intel IMB, mpiP, pdtoolkit TAU Tools 23 © ARM 2017 Title 40pt sentence case Open source library AArch64 inbuilt tuning work Bullets 24pt sentence case ARM actively working with the community for increased support and performance bullets 20pt sentence case § OpenBLAS § ARMv8 kernels included § BLIS § BLIS developers have close relationship with ARM § BLIS supports various ARM processors by default (e.g. ARM Cortex-A53, Cortex-A57 CPUs) § Also currently conducting ARM big.LITTLE development § ATLAS § Work ongoing with ARM Research team § Cortex-A57/A53 patches went into ATLAS § FFTW § Just works. NEON options built into v3.3.5 24 © ARM 2017 Title 40pt sentence case Commercial library support Bullets 24pt sentence case Product availability for 64-bit ARMv8-A bullets 20pt sentence case § ARM Performance Libraries § See following slides § NAG Library § Largest commercially available collection of numerical and statistical algorithms § > 1800 functions § Scales well, takes advantage of ARM Performance Libraries § Tested on Juno (ARM) and ThunderX (Cavium ) § PathScale
Load more

Recommended publications
  • ARM HPC Ecosystem
    ARM HPC Ecosystem Darren Cepulis HPC Segment Manager ARM Business Segment Group HPC Forum, Santa Fe, NM 19th April 2017 © ARM 2017 ARM Collaboration for Exascale Programs United States Japan ARM is currently a participant in Fujitsu and RIKEN announced that the two Department of Energy funded Post-K system targeted at Exascale will pre-Exascale projects: Data be based on ARMv8 with new Scalable Movement Dominates and Fast Vector Extensions. Forward 2. European Union China Through FP7 and Horizon 2020, James Lin, vice director for the Center ARM has been involved in several of HPC at Shanghai Jiao Tong University funded pre-Exascale projects claims China will build three pre- including the Mont Blanc program Exascale prototypes to select the which deployed one of the first architecture for their Exascale system. ARM prototype HPC systems. The three prototypes are based on AMD, SunWei TaihuLight, and ARMv8. 2 © ARM 2017 ARM HPC deployments starting in 2H2017 Tw o recent announcements about ARM in HPC in Europe: 3 © ARM 2017 Japan Exascale slides from Fujitsu at ISC’16 4 © ARM 2017 Foundational SW Ecosystem for HPC . Linux OS’s – RedHat, SUSE, CENTOS, UBUNTU,… Commercial . Compilers – ARM, GNU, LLVM,… . Libraries – ARM, OpenBLAS, BLIS, ATLAS, FFTW… . Parallelism – OpenMP, OpenMPI, MVAPICH2,… . Debugging – Allinea, RW Totalview, GDB,… Open-source . Analysis – ARM, Allinea, HPCToolkit, TAU,… . Job schedulers – LSF, PBS Pro, SLURM,… . Cluster mgmt – Bright, CMU, warewulf,… Predictable Baseline 5 © ARM 2017 – now on ARM Functional Supported packages / components Areas OpenHPC defines a baseline. It is a community effort to Base OS RHEL/CentOS 7.1, SLES 12 provide a common, verified set of open source packages for Administrative Conman, Ganglia, Lmod, LosF, ORCM, Nagios, pdsh, HPC deployments Tools prun ARM’s participation: Provisioning Warewulf Resource Mgmt.
    [Show full text]
  • 0 BLIS: a Modern Alternative to the BLAS
    0 BLIS: A Modern Alternative to the BLAS FIELD G. VAN ZEE and ROBERT A. VAN DE GEIJN, The University of Texas at Austin We propose the portable BLAS-like Interface Software (BLIS) framework which addresses a number of short- comings in both the original BLAS interface and present-day BLAS implementations. The framework allows developers to rapidly instantiate high-performance BLAS-like libraries on existing and new architectures with relatively little effort. The key to this achievement is the observation that virtually all computation within level-2 and level-3 BLAS operations may be expressed in terms of very simple kernels. Higher-level framework code is generalized so that it can be reused and/or re-parameterized for different operations (as well as different architectures) with little to no modification. Inserting high-performance kernels into the framework facilitates the immediate optimization of any and all BLAS-like operations which are cast in terms of these kernels, and thus the framework acts as a productivity multiplier. Users of BLAS-dependent applications are supported through a straightforward compatibility layer, though calling sequences must be updated for those who wish to access new functionality. Experimental performance of level-2 and level-3 operations is observed to be competitive with two mature open source libraries (OpenBLAS and ATLAS) as well as an established commercial product (Intel MKL). Categories and Subject Descriptors: G.4 [Mathematical Software]: Efficiency General Terms: Algorithms, Performance Additional Key Words and Phrases: linear algebra, libraries, high-performance, matrix, BLAS ACM Reference Format: ACM Trans. Math. Softw. 0, 0, Article 0 ( 0000), 31 pages.
    [Show full text]
  • 18 Restructuring the Tridiagonal and Bidiagonal QR Algorithms for Performance
    18 Restructuring the Tridiagonal and Bidiagonal QR Algorithms for Performance FIELD G. VAN ZEE and ROBERT A. VAN DE GEIJN, The University of Texas at Austin GREGORIO QUINTANA-ORT´I, Universitat Jaume I We show how both the tridiagonal and bidiagonal QR algorithms can be restructured so that they become rich in operations that can achieve near-peak performance on a modern processor. The key is a novel, cache-friendly algorithm for applying multiple sets of Givens rotations to the eigenvector/singular vec- tor matrix. This algorithm is then implemented with optimizations that: (1) leverage vector instruction units to increase floating-point throughput, and (2) fuse multiple rotations to decrease the total number of memory operations. We demonstrate the merits of these new QR algorithms for computing the Hermitian eigenvalue decomposition (EVD) and singular value decomposition (SVD) of dense matrices when all eigen- vectors/singular vectors are computed. The approach yields vastly improved performance relative to tradi- tional QR algorithms for these problems and is competitive with two commonly used alternatives—Cuppen’s Divide-and-Conquer algorithm and the method of Multiple Relatively Robust Representations—while inherit- ing the more modest O(n) workspace requirements of the original QR algorithms. Since the computations performed by the restructured algorithms remain essentially identical to those performed by the original methods, robust numerical properties are preserved. Categories and Subject Descriptors: G.4 [Mathematical Software]: Efficiency General Terms: Algorithms, Performance Additional Key Words and Phrases: Eigenvalues, singular values, tridiagonal, bidiagonal, EVD, SVD, QR algorithm, Givens rotations, linear algebra, libraries, high performance ACM Reference Format: Van Zee, F.
    [Show full text]
  • 0 BLIS: a Framework for Rapidly Instantiating BLAS Functionality
    0 BLIS: A Framework for Rapidly Instantiating BLAS Functionality FIELD G. VAN ZEE and ROBERT A. VAN DE GEIJN, The University of Texas at Austin The BLAS-like Library Instantiation Software (BLIS) framework is a new infrastructure for rapidly in- stantiating Basic Linear Algebra Subprograms (BLAS) functionality. Its fundamental innovation is that virtually all computation within level-2 (matrix-vector) and level-3 (matrix-matrix) BLAS operations can be expressed and optimized in terms of very simple kernels. While others have had similar insights, BLIS reduces the necessary kernels to what we believe is the simplest set that still supports the high performance that the computational science community demands. Higher-level framework code is generalized and imple- mented in ISO C99 so that it can be reused and/or re-parameterized for different operations (and different architectures) with little to no modification. Inserting high-performance kernels into the framework facili- tates the immediate optimization of any BLAS-like operations which are cast in terms of these kernels, and thus the framework acts as a productivity multiplier. Users of BLAS-dependent applications are given a choice of using the the traditional Fortran-77 BLAS interface, a generalized C interface, or any other higher level interface that builds upon this latter API. Preliminary performance of level-2 and level-3 operations is observed to be competitive with two mature open source libraries (OpenBLAS and ATLAS) as well as an established commercial product (Intel MKL). Categories and Subject Descriptors: G.4 [Mathematical Software]: Efficiency General Terms: Algorithms, Performance Additional Key Words and Phrases: linear algebra, libraries, high-performance, matrix, BLAS ACM Reference Format: ACM Trans.
    [Show full text]
  • DD2358 – Introduction to HPC Linear Algebra Libraries & BLAS
    DD2358 – Introduction to HPC Linear Algebra Libraries & BLAS Stefano Markidis, KTH Royal Institute of Technology After this lecture, you will be able to • Understand the importance of numerical libraries in HPC • List a series of key numerical libraries including BLAS • Describe which kind of operations BLAS supports • Experiment with OpenBLAS and perform a matrix-matrix multiply using BLAS 2021-02-22 2 Numerical Libraries are the Foundation for Application Developments • While these applications are used in a wide variety of very different disciplines, their underlying computational algorithms are very similar to one another. • Application developers do not have to waste time redeveloping supercomputing software that has already been developed elsewhere. • Libraries targeting numerical linear algebra operations are the most common, given the ubiquity of linear algebra in scientific computing algorithms. 2021-02-22 3 Libraries are Tuned for Performance • Numerical libraries have been highly tuned for performance, often for more than a decade – It makes it difficult for the application developer to match a library’s performance using a homemade equivalent. • Because they are relatively easy to use and their highly tuned performance across a wide range of HPC platforms – The use of scientific computing libraries as software dependencies in computational science applications has become widespread. 2021-02-22 4 HPC Community Standards • Apart from acting as a repository for software reuse, libraries serve the important role of providing a
    [Show full text]
  • Sun Microsystems: Sun Java Workstation W1100z
    CFP2000 Result spec Copyright 1999-2004, Standard Performance Evaluation Corporation Sun Microsystems SPECfp2000 = 1787 Sun Java Workstation W1100z SPECfp_base2000 = 1637 SPEC license #: 6 Tested by: Sun Microsystems, Santa Clara Test date: Jul-2004 Hardware Avail: Jul-2004 Software Avail: Jul-2004 Reference Base Base Benchmark Time Runtime Ratio Runtime Ratio 1000 2000 3000 4000 168.wupwise 1600 92.3 1733 71.8 2229 171.swim 3100 134 2310 123 2519 172.mgrid 1800 124 1447 103 1755 173.applu 2100 150 1402 133 1579 177.mesa 1400 76.1 1839 70.1 1998 178.galgel 2900 104 2789 94.4 3073 179.art 2600 146 1786 106 2464 183.equake 1300 93.7 1387 89.1 1460 187.facerec 1900 80.1 2373 80.1 2373 188.ammp 2200 158 1397 154 1425 189.lucas 2000 121 1649 122 1637 191.fma3d 2100 135 1552 135 1552 200.sixtrack 1100 148 742 148 742 301.apsi 2600 170 1529 168 1549 Hardware Software CPU: AMD Opteron (TM) 150 Operating System: Red Hat Enterprise Linux WS 3 (AMD64) CPU MHz: 2400 Compiler: PathScale EKO Compiler Suite, Release 1.1 FPU: Integrated Red Hat gcc 3.5 ssa (from RHEL WS 3) PGI Fortran 5.2 (build 5.2-0E) CPU(s) enabled: 1 core, 1 chip, 1 core/chip AMD Core Math Library (Version 2.0) for AMD64 CPU(s) orderable: 1 File System: Linux/ext3 Parallel: No System State: Multi-user, Run level 3 Primary Cache: 64KBI + 64KBD on chip Secondary Cache: 1024KB (I+D) on chip L3 Cache: N/A Other Cache: N/A Memory: 4x1GB, PC3200 CL3 DDR SDRAM ECC Registered Disk Subsystem: IDE, 80GB, 7200RPM Other Hardware: None Notes/Tuning Information A two-pass compilation method is
    [Show full text]
  • Cray Scientific Libraries Overview
    Cray Scientific Libraries Overview What are libraries for? ● Building blocks for writing scientific applications ● Historically – allowed the first forms of code re-use ● Later – became ways of running optimized code ● Today the complexity of the hardware is very high ● The Cray PE insulates users from this complexity • Cray module environment • CCE • Performance tools • Tuned MPI libraries (+PGAS) • Optimized Scientific libraries Cray Scientific Libraries are designed to provide the maximum possible performance from Cray systems with minimum effort. Scientific libraries on XC – functional view FFT Sparse Dense Trilinos BLAS FFTW LAPACK PETSc ScaLAPACK CRAFFT CASK IRT What makes Cray libraries special 1. Node performance ● Highly tuned routines at the low-level (ex. BLAS) 2. Network performance ● Optimized for network performance ● Overlap between communication and computation ● Use the best available low-level mechanism ● Use adaptive parallel algorithms 3. Highly adaptive software ● Use auto-tuning and adaptation to give the user the known best (or very good) codes at runtime 4. Productivity features ● Simple interfaces into complex software LibSci usage ● LibSci ● The drivers should do it all for you – no need to explicitly link ● For threads, set OMP_NUM_THREADS ● Threading is used within LibSci ● If you call within a parallel region, single thread used ● FFTW ● module load fftw (there are also wisdom files available) ● PETSc ● module load petsc (or module load petsc-complex) ● Use as you would your normal PETSc build ● Trilinos ●
    [Show full text]
  • The BLAS API of BLASFEO: Optimizing Performance for Small Matrices
    The BLAS API of BLASFEO: optimizing performance for small matrices Gianluca Frison1, Tommaso Sartor1, Andrea Zanelli1, Moritz Diehl1;2 University of Freiburg, 1 Department of Microsystems Engineering (IMTEK), 2 Department of Mathematics email: [email protected] February 5, 2020 This research was supported by the German Federal Ministry for Economic Affairs and Energy (BMWi) via eco4wind (0324125B) and DyConPV (0324166B), and by DFG via Research Unit FOR 2401. Abstract BLASFEO is a dense linear algebra library providing high-performance implementations of BLAS- and LAPACK-like routines for use in embedded optimization and other applications targeting relatively small matrices. BLASFEO defines an API which uses a packed matrix format as its native format. This format is analogous to the internal memory buffers of optimized BLAS, but it is exposed to the user and it removes the packing cost from the routine call. For matrices fitting in cache, BLASFEO outperforms optimized BLAS implementations, both open-source and proprietary. This paper investigates the addition of a standard BLAS API to the BLASFEO framework, and proposes an implementation switching between two or more algorithms optimized for different matrix sizes. Thanks to the modular assembly framework in BLASFEO, tailored linear algebra kernels with mixed column- and panel-major arguments are easily developed. This BLAS API has lower performance than the BLASFEO API, but it nonetheless outperforms optimized BLAS and especially LAPACK libraries for matrices fitting in cache. Therefore, it can boost a wide range of applications, where standard BLAS and LAPACK libraries are employed and the matrix size is moderate. In particular, this paper investigates the benefits in scientific programming languages such as Octave, SciPy and Julia.
    [Show full text]
  • Accelerating the “Motifs” in Machine Learning on Modern Processors
    Accelerating the \Motifs" in Machine Learning on Modern Processors Submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Electrical and Computer Engineering Jiyuan Zhang B.S., Electrical Engineering, Harbin Institute of Technology Carnegie Mellon University Pittsburgh, PA December 2020 c Jiyuan Zhang, 2020 All Rights Reserved Acknowledgments First and foremost, I would like to thank my advisor | Franz. Thank you for being a supportive and understanding advisor. You encouraged me to pursue projects I enjoyed and guided me to be the researcher that I am today. When I was stuck on a difficult problem, you are always there to offer help and stand side by side with me to figure out solutions. No matter what the difficulties are, from research to personal life issues, you can always consider in our shoes and provide us your unreserved support. Your encouragement and sense of humor has been a great help to guide me through the difficult times. You are the key enabler for me to accomplish the PhD journey, as well as making my PhD journey less suffering and more joyful. Next, I would like to thank the members of my thesis committee { Dr. Michael Garland, Dr. Phil Gibbons, and Dr. Tze Meng Low. Thank you for taking the time to be my thesis committee. Your questions and suggestions have greatly helped shape this work, and your insights have helped me under- stand the limitations that I would have overlooked in the original draft. I am grateful for the advice and suggestions I have received from you to improve this dissertation.
    [Show full text]
  • Introduchon to Arm for Network Stack Developers
    Introducon to Arm for network stack developers Pavel Shamis/Pasha Principal Research Engineer Mvapich User Group 2017 © 2017 Arm Limited Columbus, OH Outline • Arm Overview • HPC SoLware Stack • Porng on Arm • Evaluaon 2 © 2017 Arm Limited Arm Overview © 2017 Arm Limited An introduc1on to Arm Arm is the world's leading semiconductor intellectual property supplier. We license to over 350 partners, are present in 95% of smart phones, 80% of digital cameras, 35% of all electronic devices, and a total of 60 billion Arm cores have been shipped since 1990. Our CPU business model: License technology to partners, who use it to create their own system-on-chip (SoC) products. We may license an instrucBon set architecture (ISA) such as “ARMv8-A”) or a specific implementaon, such as “Cortex-A72”. …and our IP extends beyond the CPU Partners who license an ISA can create their own implementaon, as long as it passes the compliance tests. 4 © 2017 Arm Limited A partnership business model A business model that shares success Business Development • Everyone in the value chain benefits Arm Licenses technology to Partner • Long term sustainability SemiCo Design once and reuse is fundamental IP Partner Licence fee • Spread the cost amongst many partners Provider • Technology reused across mulBple applicaons Partners develop • Creates market for ecosystem to target chips – Re-use is also fundamental to the ecosystem Royalty Upfront license fee OEM • Covers the development cost Customer Ongoing royalBes OEM sells • Typically based on a percentage of chip price
    [Show full text]
  • Sun Microsystems
    OMPM2001 Result spec Copyright 1999-2002, Standard Performance Evaluation Corporation Sun Microsystems SPECompMpeak2001 = 11223 Sun Fire V40z SPECompMbase2001 = 10862 SPEC license #:HPG0010 Tested by: Sun Microsystems, Santa Clara Test site: Menlo Park Test date: Feb-2005 Hardware Avail:Apr-2005 Software Avail:Apr-2005 Reference Base Base Peak Peak Benchmark Time Runtime Ratio Runtime Ratio 10000 20000 30000 310.wupwise_m 6000 432 13882 431 13924 312.swim_m 6000 424 14142 401 14962 314.mgrid_m 7300 622 11729 622 11729 316.applu_m 4000 536 7463 419 9540 318.galgel_m 5100 483 10561 481 10593 320.equake_m 2600 240 10822 240 10822 324.apsi_m 3400 297 11442 282 12046 326.gafort_m 8700 869 10011 869 10011 328.fma3d_m 4600 608 7566 608 7566 330.art_m 6400 226 28323 226 28323 332.ammp_m 7000 1359 5152 1359 5152 Hardware Software CPU: AMD Opteron (TM) 852 OpenMP Threads: 4 CPU MHz: 2600 Parallel: OpenMP FPU: Integrated Operating System: SUSE LINUX Enterprise Server 9 CPU(s) enabled: 4 cores, 4 chips, 1 core/chip Compiler: PathScale EKOPath Compiler Suite, Release 2.1 CPU(s) orderable: 1,2,4 File System: ufs Primary Cache: 64KBI + 64KBD on chip System State: Multi-User Secondary Cache: 1024KB (I+D) on chip L3 Cache: None Other Cache: None Memory: 16GB (8x2GB, PC3200 CL3 DDR SDRAM ECC Registered) Disk Subsystem: SCSI, 73GB, 10K RPM Other Hardware: None Notes/Tuning Information Baseline Optimization Flags: Fortran : -Ofast -OPT:early_mp=on -mcmodel=medium -mp C : -Ofast -mp Peak Optimization Flags: 310.wupwise_m : -mp -Ofast -mcmodel=medium -LNO:prefetch_ahead=5:prefetch=3
    [Show full text]
  • Best Practice Guide - Generic X86 Vegard Eide, NTNU Nikos Anastopoulos, GRNET Henrik Nagel, NTNU 02-05-2013
    Best Practice Guide - Generic x86 Vegard Eide, NTNU Nikos Anastopoulos, GRNET Henrik Nagel, NTNU 02-05-2013 1 Best Practice Guide - Generic x86 Table of Contents 1. Introduction .............................................................................................................................. 3 2. x86 - Basic Properties ................................................................................................................ 3 2.1. Basic Properties .............................................................................................................. 3 2.2. Simultaneous Multithreading ............................................................................................. 4 3. Programming Environment ......................................................................................................... 5 3.1. Modules ........................................................................................................................ 5 3.2. Compiling ..................................................................................................................... 6 3.2.1. Compilers ........................................................................................................... 6 3.2.2. General Compiler Flags ......................................................................................... 6 3.2.2.1. GCC ........................................................................................................ 6 3.2.2.2. Intel ........................................................................................................
    [Show full text]