DOCSLIB.ORG

2020 Flash Memory Timeline Page 1 of 7 1952 1955 1961 1965 1966 1967 1968 1970

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
2020 Flash Memory Timeline Page 1 of 7 1952 1955 1961 1965 1966 1967 1968 1970 2020 Flash Memory Timeline Page 1 of 7 1952 1955 1961 1965 1966 1967 1968 1970 MIT’s Dudley Bell Labs’ Merz and C.T. “Tom” Sah of Dov Frohman writes Edgar A. Sack, Ting Dawon Kahng and Stanford R. Ovshinsky Dov Frohman- Buck creates first Anderson create Fairchild envisions Berkeley PhD thesis L. Chu and others Simon M. Sze invent the announces the Ovonic Bentchkowsky semiconductor NVM monolithic 256-bit floating gate NVM using “Charge Transport and of Westinghouse Non-Volatile Memory Memory Switch, the invents the Erasable from ferroelectric FRAM ferroelectric NVM, charge storage on the Trapping in MNOS use a Metal-Nitride- Floating Gate at Bell basis for 3D XPoint Programmable Read- crystals the first monolithic gate electrode of a MOS Structures and its Oxide-Silicon (MNOS) Labs; this is published as memory as later Only Memory (EPROM) memory chip tetrode transistor Memory Applications” structure as a charge- “A Floating Gate and Its productized by Intel at Intel; this is presented and builds a 9-bit trapping element Application to Memory as Optane at the 1971 IEEE ISSCC, prototype Devices” (Bell System and is published as Technical Journal); “Memory Behavior Simon M. Sze went on in a Floating-Gate to receive the 2014 FMS Avalanche-Injection Lifetime Achievement MOS (FAMOS) Structure” Award in April 1971 (Applied Physics Letters), which John R. Szedon cited the 1967 Kahng/ and Ting L. Chu of Sze Bell Labs Floating Westinghouse propose Gate publication using a charge trap as a nonvolatile memory After work with bit at the IEEE Solid Stanford R. Ovshinsky, State Device Research Intel’s Gordon Moore Conference co-authors article for Electronics Magazine on the first demonstration of Phase Change Memory (PCM), the NVM technique used by 3D XPoint as announced by Intel and Micron in 2015, and as later productized by Intel as Optane Virtual Conference & Expo • November 10-12, 2020 • FlashMemorySummit.com ©2020 Conference Concepts Inc. Email your suggested Timeline additions and changes to [email protected] 2020 Flash Memory Timeline Page 2 of 7 1972 1974 1975 1976 1977 1978 1979 1980 Toshiba’s Iizuka, General instrument Hitachi files patent for Hughes Eli Harari of Hughes Eli Harari of Hughes IEEE Solid State Circuits Hughes Masuoka and others ships EAROM, the first NAND-type MROM Microelectronics files Microelectronics Microelectronics publishes paper titled Microelectronics introduce first double- commercial EEPROM Eli Harari patent for first publishes “Conduction publishes “Dielectric “An Electrically Alterable introduces the 3108, layered polysilicon practical floating gate and Trapping of Breakdown in Non-Volatile Memory first CMOS EEPROM memory cell (SAMOS) EEPROM using thin SiO2 Electrons in Highly Electrically Stressed Cell Using Floating Gate 8Kb chip employing with Floating Gate and Fowler Nordheim Stressed Thin Films of Thin Films of Thermal Structure” by Guterman, Fowler Nordheim electrical erase tunneling for program Thermal SiO2” (Applied SiO2” (Journal of Applied Rinawi, Chieu, tunneling at International and erase; Eli Harari Physics Letters) Physics) Holvorson, and McElroy Intel introduces the Conference on Solid went on to receive of Texas Instruments P.C.Y. Chen of Fairchild Hughes 2816, 16Kb HMOS State Devices and the 2012 FMS Lifetime introduces SONOS Microelectronics EEPROM employing Materials Achievement Award charge trap NVM cell introduces first CMOS Fowler Nordheim in IEEE Transactions on NOVRAM 256-bit chip tunneling Electron Devices (non-volatile SRAM) Fujitsu files patent employing Fowler with improvements to Nordheim floating gate Hitachi’s 1975 MROM EEPROM at IEEE ISSCC Hughes introduces 8K-bit EEPROM Intel’s George Perlegos designs the 2816, the first commercially successful EEPROM; George Perlegos went on to receive the 2017 FMS Lifetime Achievement Award ©2020 Conference Concepts Inc. 2020 Flash Memory Timeline Page 3 of 7 1981 1982 1983 1984 1985 1986 1987 1988 Annual Revenue > $ 1,600,000 $ 6,400,000 British scientist and SEEQ Technology Intel introduces 2817A First paper describing Exel files patent for first Flash card concept Toshiba’s Fujio Masuoka SunDisk founded to inventor Kane Kramer introduces the 5213, 16Kb EEPROM flash EEPROM NOR Flash cell introduced with ECC presents IEEE IEDM develop new “System designs first digital first EEPROM with presented by Fujio and on-card controller paper on NAND flash Flash” architecture audio player (IXI) based on-chip charge pump Masuoka of Toshiba by Intel memory combining embedded on magnetic bubble for in-system write and at IEEE International controller, firmware Intel forms unit focusing Intel introduces NOR memory chips erase, an invention used Electron Devices and flash memory to on solid state drives flash chips in all flash memory Meeting (IEDM) in emulate disk storage devices San Francisco; Fujio RCA’s VLSI Tech SunDisk files first two Masuoka went on to Symposium paper Ramtron introduces first MLC (Multi-Level Cell) receive the 2013 FMS on first NAND-type commercial FRAM NVM flash patents Lifetime Achievement EEPROM Award JPEG and MPEG standards allowing Intel begins flash economical production process development of digital cameras are ATMEL (Advanced published Technology for Memory Intel samples 1Mb NOR and Logic) is founded flash by George Perlegos Intel and Psion design flash-based mobile PC First flash-based digital camera, Fuji DS-1P, demonstrated 150mm wafers used ©2020 Conference Concepts Inc. 2020 Flash Memory Timeline Page 4 of 7 1989 1990 1991 1992 1993 1994 1995 1996 $ 25,600,000 $ 100,000,000 $ 170,000,000 $ 295,000,000 $ 505,000,000 $ 864,805,000 $ 1,860,089,000 $ 2,610,603,000 SunDisk files System Sony introduces Toshiba develops Information Storage Datalight introduces SunDisk introduces Casio introduces the Toshiba introduces Flash patent EReader using flash world’s first 4Mb Devices introduces “Card Trick” flash CompactFlash card QV-11 digital camera SmartMedia Memory memory NAND flash flash-based voice management software with flash rather than Card (also called Solid M-Systems founded and Norris Communications recorder chip film or floppy State Floppy Disk Card) introduces Flash Disk Kodak flash-based Kodak ships Apple introduces NOR introduces Flashback, concept (precursor to camera prototypes DCS-100, its first DCS AMD introduces its first flash-based Newton the first portable digital Mitsubishi introduces Samsung starts shipping flash SSDs); M-Systems shown at $13,000 NOR product PDA voice recorder with DiNOR NAND flash co-founders Dov Moran flash memory NOR flash pricing Zenith, Poqet and Fujitsu introduces its Intel introduces 16Mb SunDisk introduces Kodak DC-25 is and Aryeh Mergi went in parity with DRAM HP palm-sized first NOR product and 32Mb NOR flash 0.5 micron process 34Mb Serial NOR first DSC with on to receive 2018 FMS pricing notebook computers announced Flash—first MLC CompactFlash card Lifetime Achievement M-Systems introduces Intel and Conner using flash memory flash chip for SSD Awards PCMCIA sets TrueFSS, the first flash Peripherals introduce SunDisk introduces Datalight introduces cards shown at Spring applications standard on ATA PC memory card FTL; this jointly-developed 18Mb Serial NOR “FlashFX” flash Intel ships 512Kb and Comdex Card form factor was later adopted by 5MB/10MB ATA flash flash chip for SSD SunDisk changes name management software 1Mb NOR flash and pinout, using the PCMCIA as its FTL disk drive applications to SanDisk supporting NOR and Psion flash-based PC SunDisk “System Flash” NAND in a single driver Intel launches second- AMD introduces M-Systems introduces Flash (NOR and introduced specification for full generation FFS2 5-volt-only NOR using NOR-based DiskOnChip NAND) revenues exceed SanDisk introduces first HDD compatibility Microsoft introduces negative gate erase $1B flash cards with MLC Intel introduces 8Mb Flash File System in joint Intel 1MB and 4MB serial NOR flash chip and 4MB- CompactFlash effort with Intel linear flash PCMCIA 20MB linear flash Association (CFA) Palm introduces flash cards introduced DigiPro introduces memory cards founded memory-based PDA 8MB NOR Flashdisk at Intel introduces 2Mb Intel introduces 1Mb 0.35 micron process Comdex NOR chip “boot lock” NOR flash announced Western Digital and SunDisk introduces with sectors for BIOS $2.6B in flash memory SunDisk pioneer world’s first NOR flash applications—first use revenues, 163,063% NOR-based SSD fully SSD: 20MB 2.5”, fully of internal write state growth in 10 years emulating ATA HDD compatible with machine to manage Conner peripherals flash write algorithm Lexar Media spins off Personal Computer 2.5” ATA HDD from Cirrus Logic Memory Card SunDisk introduces International first serial 9Mb NOR USB Association (USBA) Association (PCMCIA) Flash chip for SSD founded founded applications Silicon Storage PCs begin using flash Technology (SST) for BIOS storage founded to produce Toshiba ships first mass- NOR SuperFlash, produced NAND (4Mb) compatible with a CMOS logic process ©2020 Conference Concepts Inc. 2020 Flash Memory Timeline Page 5 of 7 2000 2002 2004 2001 2003 1997 1998 1999 $ 2,701,678,000 $ 2,492,552,000 $ 4,560,493,000 $ 10,637,231,000 $ 7,594,502,000 $ 7,766,797,000 $ 11,739,282,000 $ 15,610,575,000 SaeHan Information 250nm process Toshiba and SanDisk M-Systems Toshiba and SanDisk Olympus and FujiFilm SanDisk introduces U3 software system for Systems introduces announced create flash memory (working with IBM) announce 1Gb MLC introduce xD-Picture miniSD card USB flash drives flash-based
Load more

Recommended publications
  • 2013NAND Flash Market Annual Report
    NATIONAL IC DESIGN SHENZHEN INDUSTRIAL CENTER CHINAFLASHMARKET.COM PROVIDES THE 2013 NAND Flash market annual report LATEST MARKET INFORMATION Comprehensive and accurate NAND Flash market data report January 10, 2014 Deeply analyze and demonstrate NAND Industry analysis report 2013 global no brand tablet chip shipments will reach 130 million, to Flash market situation Provide latest market trend, display seize the tablet market share newproducts 2013, the domestic tablet chip vendors as: Allwinner, Rockchip, Amlogic and other leading on no Fully provide professional market consulting brand tablet’ sales astonishing. MediaTek due to integrate the advantages of 3G communications services tablet, began full force in the tablet market. Expects 2013 global chip no brand tablet shipments will reach 130 million, in 2014 shipments are expected to rise to 160-180 million, while the surge in shipments of market competition will become more significant. Controller Flash Chip cost down the SSD cost and the interface is transferring from SATA III to PCIe 2013 the price of SSD with SATA III interface fell by 10% to 20% and in 2014 will continue to fell, while SSD controller chip plant in 2014 increasing support for TLC NAND Flash and PCIe interface, the second half is expected to be low TLC SSD enter the consumer market applications and at the end of this year SSD PCIe interface will become the mainstream in the high-end notebook. Market trend of NAND Flash market situation in 2013 2000 price index 1900 www.ChinaFlashMarket.com 1800 Contact ： 1700 Tel：+86 0755-86133027 1600 Fax：+86 0755-86185012 Email：[email protected] 1500 Add：Room 6/F,Building No4.,Software park keji Middle 2 Road,Hi-tech Industrial park,NanShan 1400 Distrist.ShenZhen,P.R.C 1300 Copyright 2012 Shenzhen Flashmarket Information Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec Co., Ltd .
    [Show full text]
  • Ultra-Low Energy Charge Trap Flash Based Synapse Enabled by Parasitic Leakage Mitigation
    Ultra-low Energy charge trap flash based synapse enabled by parasitic leakage mitigation Shalini Shrivastava*, Tanmay Chavan and Udayan Ganguly† Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, 400076, India † *[email protected]; [email protected] Abstract shown [13][18]. In addition, for fixed 푉푝푢푙푠푒 applied Brain-inspired computation promises complex cognitive repeatedly, 퐺 increases/decreases gradually and then saturates 4 푚푎푥 tasks at biological energy efficiencies. The brain contains 10 (Fig. 1d). For fixed 푉푝푢푙푠푒, the maximum Δ퐺 (i.e., 훥퐺 ) synapses per neuron. Hence, ultra-low energy, high-density occurs initially. Synapses have two key challenges. First, both synapses are needed for spiking neural networks (SNN). In LTP and LTD this paper, we use tunneling enabled CTF (Charge Trap Flash) stack for ultra-low-energy operation (1F); Further, CTF on an SOI platform and back-to-back connected pn diode and Zener diode (2D) prevent parasitic leakage to preserve energy advantage in array operation. A bulk 100 휇푚 × 100 휇푚 CTF operation offers tunable, gradual conductance change (Δ퐺) i.e. 104 levels, which gives 100 × improvement over literature. SPICE simulations of 1F2D synapse shows ultra- low energy (≤ 3 fJ/pulse) at 180nm node for long-term potentiation (LTP) and depression (LTD), which is comparable to energy estimate in biological synapses (10 fJ). A record low learning rate (i.e., maximum Δ퐺<1% of 퐺- range) is observed – which is tunable. Excellent reliability (> 106 endurance cycles at full conductance swing) is observed. Such a highly energy efficient synapse with tunable learning rate on the CMOS platform is a key enabler for the Fig.
    [Show full text]
  • Redacted Public Version 28
    Case3:11-cv-04689-WHO Document250 Filed06/11/14 Page1 of 109 MICHAEL S. ELKIN (admitted pro hac vice) 1 [email protected] THOMAS P. LANE (admitted pro hac vice) 2 [email protected] WINSTON & STRAWN LLP 3 200 Park Avenue New York, NY 10166-4193 4 Telephone: 212.294.6700 Facsimile: 212.294.4700 5 ERIN R. RANAHAN (No. 235286) 6 [email protected] DREW A. ROBERTSON (No. 266317) 7 [email protected] WINSTON & STRAWN LLP 8 333 S. Grand Avenue, Suite 3800 Los Angeles, CA 90071-1543 9 Telephone: 213.615.1700 Facsimile: 213.615.1750 10 DANIEL B. ASIMOW (No. 165661) 11 [email protected] ROBERT D. HALLMAN (No. 239949) 12 [email protected] ARNOLD & PORTER LLP 13 Three Embarcadero Center, 10th Floor San Francisco, CA 94111-4024 14 Telephone: 415.471.3100 Facsimile: 415.471.3400 15 Attorneys for Plaintiff 16 PNY TECHNOLOGIES, INC. 17 UNITED STATES DISTRICT COURT 18 NORTHERN DISTRICT OF CALIFORNIA 19 SAN FRANCISCO DIVISION 20 21 PNY TECHNOLOGIES, INC., Case No.: 11-cv-04689 WHO 22 Plaintiff, THIRD AMENDED COMPLAINT FOR 23 ANTITRUST VIOLATIONS; v. DECLARATORY RELIEF; AND 24 UNFAIR COMPETITION SANDISK CORPORATION, 25 DEMAND FOR JURY TRIAL Defendant. 26 27 REDACTED PUBLIC VERSION 28 PNY’S THIRD AMENDED COMPLAINT 11-cv-04689-WHO LA:355215.1 Case3:11-cv-04689-WHO Document250 Filed06/11/14 Page2 of 109 1 Plaintiff PNY Technologies, Inc. (“PNY”), by and through its attorneys, Winston & Strawn 2 LLP and Arnold & Porter LLP, files this Third Amended Complaint against Defendant SanDisk 3 Corporation (“SanDisk”) to secure damages, declaratory relief and injunctive relief, and demanding 4 trial by jury, claims and alleges as follows: 5 NATURE OF ACTION 6 1.
    [Show full text]
  • Technology of Enterprise Solid State Drive
    White Paper | April 2014 Technology of Enterprise Solid State Drive Recently, large capacity and high-performance storages are highly required in the cloud computing and data center due to rapidly increasing amount of information and number of access. When many people heavily access to internet services such as social network service (SNS) or web search engine, they will always expect an instant response from the service. In the corporate on-premise network system and financial trading system, micro seconds range of the response time makes big difference to the business outcome. As an evolution of the enterprise server and storage system, more focus is placed on speed, response time and latency to support large number of SNS user accesses and time-critical business transactions. Then Solid State Drive (SSD) plays an important role for server system to make the transactions faster. Enterprise class SSD is a storage device with NAND flash memories and required the design to store and retrieve data at very high speed under high duty operation conditions with reliable endurance performance. It will be very beneficial for system managers to deploy SSD for boosting up computing process and storage access speed. By positioning between host processor and hard disk drive (HDD) storage pools as a large cache memory, SSD increases the system transaction speed. SSD has also good points, in addition to higher performance, such as smaller footprint and lower power consumption. Toshiba has matured leading edge technologies in the SSD as the first company developing NAND flash memory. Interfaces Host Controller Interface) is popular for client application.
    [Show full text]
  • 3D NAND Flash Based on Planar Cells
    computers Review 3D NAND Flash Based on Planar Cells Andrea Silvagni Macronix, Via Val Passiria 8, Milan 20100, Italy; [email protected] or [email protected] Received: 28 July 2017; Accepted: 27 September 2017; Published: 24 October 2017 Abstract: In this article, the transition from 2D NAND to 3D NAND is first addressed, and the various 3D NAND architectures are compared. The article carries out a comparison of 3D NAND architectures that are based on a “punch-and-plug” process—with gate-all-around (GAA) cell devices—against architectures that are based on planar cell devices. The differences and similarities between the two classes of architectures are highlighted. The differences between architectures using floating-gate (FG) and charge-trap (CT) devices are also considered. Although the current production of 3D NAND is based on GAA cell devices, it is suggested that architectures with planar cell devices could also be viable for mass production. Keywords: NAND flash; 3D NAND flash 1. Introduction It is commonly understood that there is a lesser-known observation of Gordon Moore, sometimes referred as Moore’s second law, which is related to the cost expenditure increase to produce the next generation of processors. Whether we want to refer to Moore or not, fab cost and yield are economic limitation factors for the increase in the number of transistors per chip per each new generation. Nevertheless, we cannot think of a future without more powerful computers and huge data saved in the cloud; therefore the race keeps going. Regarding data, the industry is forced to explore new ways to pack bits in a smaller space, while the physical limitations on further miniaturization block the old path.
    [Show full text]
  • 8.11.15 Hied K12 3PP Price List
    Apple Inc. K-12 and Higher Education Institution US Only Third-Party Products: Software Licensing and Hardware Price List August 11, 2015 Table Of Contents Page • How to Order 1 • Revisions to the Price List 1-3 SECTION A: THIRD-PARTY HARDWARE 3-20 • Bags & Cases 3-6 • Cables 6-7 • Carts, Mounts & Stands 7-9 • Digital Cameras 9 • Headphones 9-10 15-16 • Input Devices 10-11 • iPad Accessories 11-12 • iPad Cases 12-13 • iPhone/iPod Accessories 13-14 • iPhone Cases 14-16 • iPod Cases 16 • Music Creation 16 -17 • Networking 17 • Printers 17 • Printer Supplies Note: Printer supplies are no longer offered through Apple 17 • Projectors & Presentation 17 • Scanners 17 • Security & More 17-18 • Server Accessories 18-19 • Speakers & Audio 19 • Storage 19-20 SECTION B: THIRD-PARTY SOFTWARE LICENSING 20-29 • Creativity & Productivity Tools 20-21 • IT Infrastructure & Learning Services 21-26 • IT Infrastructure & Wireless Networking Products 26-31 SECTION C: FOR MORE INFORMATION 28-29 • Apple Store for Education 29 • Third-Party Websites 29 • Third-Party Sales Policies 29 • Third-Party Products and Ship-Complete Orders 29 HOW TO ORDER Many of the products on this price list are available to order online from the Apple Store for Education: www.apple.com/education/store or 800-800-2775 Purchase orders for all products may be submitted to: Apple Inc. Attn: Apple Education Sales Support 12545 Riata Vista Circle Mail Stop: 198-3ED Austin, TX 78727-6524 Phone: 1-800-800-2775 Fax: (800) 590-0063 IMPORTANT INFORMATION REGARDING ORDERING THIRD PARTY SOFTWARE LICENSING Contact Information: End-user (or, tech coordinator) contact information is required in order to fulfill orders for third party software licensing.
    [Show full text]
  • MOSFET - Wikipedia, the Free Encyclopedia
    MOSFET - Wikipedia, the free encyclopedia http://en.wikipedia.org/wiki/MOSFET MOSFET From Wikipedia, the free encyclopedia The metal-oxide-semiconductor field-effect transistor (MOSFET, MOS-FET, or MOS FET), is by far the most common field-effect transistor in both digital and analog circuits. The MOSFET is composed of a channel of n-type or p-type semiconductor material (see article on semiconductor devices), and is accordingly called an NMOSFET or a PMOSFET (also commonly nMOSFET, pMOSFET, NMOS FET, PMOS FET, nMOS FET, pMOS FET). The 'metal' in the name (for transistors upto the 65 nanometer technology node) is an anachronism from early chips in which the gates were metal; They use polysilicon gates. IGFET is a related, more general term meaning insulated-gate field-effect transistor, and is almost synonymous with "MOSFET", though it can refer to FETs with a gate insulator that is not oxide. Some prefer to use "IGFET" when referring to devices with polysilicon gates, but most still call them MOSFETs. With the new generation of high-k technology that Intel and IBM have announced [1] (http://www.intel.com/technology/silicon/45nm_technology.htm) , metal gates in conjunction with the a high-k dielectric material replacing the silicon dioxide are making a comeback replacing the polysilicon. Usually the semiconductor of choice is silicon, but some chip manufacturers, most notably IBM, have begun to use a mixture of silicon and germanium (SiGe) in MOSFET channels. Unfortunately, many semiconductors with better electrical properties than silicon, such as gallium arsenide, do not form good gate oxides and thus are not suitable for MOSFETs.
    [Show full text]
  • 2020 ANNUAL MEMBERS MEETING October 22, 2020 8AM Pacific / 11AM Eastern – Teleconference (See Next Page for Dial-In and Zoom Instructions)
    2020 ANNUAL MEMBERS MEETING October 22, 2020 8AM Pacific / 11AM Eastern – Teleconference (See Next Page for Dial-in and Zoom Instructions) 1 | ©2020 Storage Networking Industry Association. All Rights Reserved. Conference Call Dial-in and Zoom Info https://www.snia.org/annualmeeting Link will start Zoom meeting – afterwards, redirects to copy of the presentation materials Teleconference/Zoom coordinates: Zoom Meeting ID: 988 4674 5668 Passcode: 102220 https://zoom.us/j/98846745668?pwd=SW5BUzAxdUJZVDFhTmhPS2VNd0FKZz09 One tap mobile +16699009128,,98846745668#,,,,,,0#,,102220# US (San Jose) +13462487799,,98846745668#,,,,,,0#,,102220# US (Houston) +16465588656,,98846745668#,,,,,,0#,,102220# US (New York) Find your local number: https://zoom.us/u/aekOw6XZjj 2 | ©2020 Storage Networking Industry Association. All Rights Reserved. Zoom Format – Attendee Guidance . Enter Name (Company) on your Zoom Login/Attendee Info . Everyone will be on Mute, except the Moderator/Speaker . You can unmute yourself if you would like to say something . Voting Member Company Primary/Alternate representatives, please identify yourself when joining . Remain on Mute when not speaking . Use the Chat Icon to text message the group or a particular person . Use Raised Hand function under “participants” icon 3 | ©2020 Storage Networking Industry Association. All Rights Reserved. 2020 Annual Members Meeting Agenda . Greetings and Roll Call – Michael Oros, Executive Director . FY2019: Annual Report published . Motion to Approve 2019 Meeting Minutes – Jim Pappas, SNIA Secretary . Fiscal Report (2019 Annual Report) – Sue Amarin, SNIA Treasurer . FY2020: SNIA update and achievements to date – Michael Oros, Executive Director . FY2021: What’s ahead for SNIA – J Metz, Ph.D, SNIA Chairman . Special Guest Speakers: EPA: Ryan Fogle; DMTF: Jeff Hilland; NVM Express: Amber Huffman .
    [Show full text]
  • Media Briefing
    Media Briefing SANJAY MEHROTRA | President and Chief Executive Officer Mr. Mehrotra joined Micron in May 2017, after a long and distinguished career at SanDisk Corporation where he led the company from start-up in 1988 until its eventual sale in 2016. In addition to being a SanDisk co-founder, Mr. Mehrotra served as its president and CEO from 2011 to 2016, overseeing its growth to an industry-leading Fortune 500 company. Prior to SanDisk, Mr. Mehrotra held design engineering positions at Integrated Device Technology, Inc., SEEQ Technology and Intel Corporation. Mr. Mehrotra earned both bachelor’s and master’s degrees in electrical engineering and computer science from the University of California, Berkeley and is a graduate of the Stanford Graduate School of Business Executive Program (SEP). He currently serves on the board of directors of Cavium, Inc. Mr. Mehrotra holds more than 70 patents and has published articles in the areas of nonvolatile memory design and flash memory systems. MANISH BHATIA | Executive Vice President, Global Operations Mr. Bhatia is responsible for driving the vision and direction for Micron’s end-to-end operations. Mr. Bhatia joined Micron in 2017. Mr. Bhatia most recently served as the executive vice president of Silicon Operations at Western Digital Corporation. Prior to that, Mr. Bhatia held several executive roles at SanDisk Corporation and was the company’s executive vice president of Worldwide Operations when it was acquired by Western Digital. Prior to SanDisk, Mr. Bhatia’s career included positions at Matrix Semiconductor, McKinsey & Company and Saint Gobain Corporation. Mr. Bhatia earned bachelor’s and master’s degrees in mechanical engineering from the Massachusetts Institute of Technology and a master’s degree in business administration from MIT’s Sloan School of Management, which he attended as a Leaders for Manufacturing fellow.
    [Show full text]
  • The Rise of the Flash Memory Market: Its Impact on Firm
    The Rise of the Flash Web version: Memory Market: Its Impact July 2007 on Firm Behavior and Author: Global Semiconductor Falan Yinug1 Trade Patterns Abstract This article addresses three questions about the flash memory market. First, will the growth of the flash memory market be a short- or long-term phenomenon? Second, will the growth of the flash memory market prompt changes in firm behavior and industry structure? Third, what are the implications for global semiconductor trade patterns of flash memory market growth? The analysis concludes that flash memory market growth is a long-term phenomenon to which producers have responded in four distinct ways. It also concludes that the rise in flash memory demand has intensified current semiconductor trade patterns but has not shifted them fundamentally. 1 Falan Yinug ([email protected]) is a International Trade Analyst from the Office of Industries. His words are strictly his own and do not represent the opinions of the US International Trade Commission or of any of its Commissioners. 1 Introduction The past few years have witnessed rapid growth in a particular segment of the 2 semiconductor market known as flash memory. In each of the past five years, for example, flash memory market growth has either outpaced or equaled that 3 of the total integrated circuit (IC) market (McClean et al 2004-2007, section 5). One observer expects flash memory to have the third-strongest market growth rate over the next six years among all IC product categories (McClean et al 2007, 5-6). As a result, the flash memory share of the total IC market has increased from 5.5 percent in 2002, to 8.1 percent in 2005.
    [Show full text]
  • Ulltradimm™ SSD Overview
    ULLtraDIMM™ SSD Overview Rob Callaghan June 9th, 2014 c 1 A Global Leader in Flash Storage Solutions Rankings Trailing 4 Qtr Financials* Global Operations Leading Retail Brand° $6.2B Revenue #1 Global Retail $3.6B Net Cash* Revenue $0.7B R&D Investment 5,500 Employees† Share SanDisk Client All Leading & Retail SSDs Smartphone Approved & Tablet Supplier to Qualified at Manufacturers All Leading PC 6 of the Top 7 use SanDisk Manufacturers Server & Storage OEMs Enterprise SSDs and Storage Software *Financials as of Q4, ‘13. Net Cash = [Cash + cash equivalents + short-term & long-term marketable securities] less [debt at maturity value] as of the end of Q4, ‘13. †Headcount as of Jan., ‘14. NPD Estimate, Nov., ‘13. Estimates of the memory card & USB markets from NPD (Nov. ‘13) and GfK Retail and Technology, Sep., ‘13. 2 Enabling Flash Storage from Wafer to Software NAND TECH NAND DIE SCALE ASSY, TEST & CONTROLLER FLASH MGMT SSD SOFTWARE PACKAGING Close to Half of Industry Bit Output World-Leading Innovator + Together with manufacturing 4,900 Patents partner Toshiba Fabs: World class NAND capacity 1991 2013 Patents as of Oct., ‘13; NPD Estimate, Nov., ‘13. Gartner: NAND Flash Supply & Demand, WW 1Q ‘12-4Q ‘14, 3Q ’13. Update Dec., ‘13. 3 The Path to Ultra Low Latency & Scalable Performance DDR 1’s 10’s PCIe 100’s Latency (µsec) speed memory bus speed memory 1000’s on high the Flash Storage SAS/SATA/FC 1,000,000 100 100,000 IOPS 4 Creating a New Storage Interface This is a This is DRAM with SATA DIMM battery backup Flash Flash Flash Flash Flash
    [Show full text]
  • Trabajo De Graduación: Valuación De Micron Technology Inc. Autor: Nicolas Vallejos DNI: 40127617 Director De Tesis: Ignacio Warnes Buenos Aires, El 11 De Mayo 2021
    Universidad de San Andrés Universidad de San Andrés Escuela de Administración y Negocios Magister en Finanzas Trabajo de Graduación: Valuación de Micron Technology Inc. Autor: Nicolas Vallejos DNI: 40127617 Director de tesis: Ignacio Warnes Buenos Aires, el 11 de mayo 2021 1 Universidad de San Andrés Contenido Micron Technology 4 1. La industria de semiconductores: 8 1.1 El plan “made in China.” 9 2. Mercado de DRAM y NAND: 11 2.1 DRAM: 13 2.1.1. El mercado DRAM 13 2.1.2. Una Consolidación del mercado 16 2.1.3 Clases de DRAM: 19 2.2 NAND: 20 2.2.1. El mercado NAND 21 2.2.2. Una Consolidación del mercado 23 2.2.3. Tipos de NAND: 24 3. Análisis macroeconómico: 25 3.1 Estados Unidos: 25 3.2 Europa: 26 3.3 China: 28 4. Análisis financiero 28 4.1 Ratios de crecimiento: 28 4.2 Ratios de deuda: 35 4.3 Análisis de Dupont 35 4.4 Márgenes de Micron 37 4.5 Ratios de eficiencia: 38 5. Capex e I+D: 39 6. Manufactura: 42 7. Adquisiciones: 44 8. Patentes 45 9. Valuación por flujos descontados 46 9.1 Proyección de mercados 46 9.1.1 Mercado DRAM y NAND 46 9.1.2 Proyección cuotas de mercado Micron en DRAM 56 9.1.3 Proyección cuotas de mercado Micron en NAND 58 2 Universidad de San Andrés 9.2 Proyección inversión y desarrollo 61 9.3 Proyección de CAPEX 61 9.4. Estimación costo de los bienes vendidos 62 9.5 Estimación de depreciación y amortización 63 9.6.
    [Show full text]