DOCSLIB.ORG

Tina-V12-Manual.Pdf

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Tina-V12-Manual.Pdf Contents V12 The Complete Electronics Lab for Windows USERS MANUAL www.designsoftware.com 1 Contents COPYRIGHTS © Copyright 1990-2020 DesignSoft, Inc. All rights reserved. All programs and Documentation of TINA, and any modification or copies thereof are proprietary and protected by copyright and/or trade secret law. LIMITED LIABILITY TINA, together with all accompanying materials, is provided on an “as is” basis, without warranty of any kind. DesignSoft, Inc., its distributors, and dealers make no warranty, either expressed, implied, or statutory, including but not limited to any implied warranties of merchantability or fitness for any purpose. In no event will DesignSoft Inc., its distributor or dealer be liable to anyone for direct, indirect, incidental or consequential damages or losses arising from the purchase of TINA or from use or inability to use TINA. TRADEMARKS Windows is a registered trademark of Microsoft Corporation. PSpice is a registered trademark of Cadence Design Systems, Inc. CorelDRAW is a registered trademark of Corel Inc. TINA is a registered trademark of DesignSoft, Inc. * English version Last updated: 30. December 2020. 2 Contents TABLE OF CONTENTS 1. INTRODUCTION 9 1.1 What is TINA and TINA Design Suite? ............................ 9 1.2 Available Program Versions ............................................ 18 1.3 Optional supplementary hardware .................................. 20 1.3.1 TINALab II High Speed Multifunction PC Instrument ...................................... 20 1.3.2 LabXplorer Multifunction Instrument for Education and Training with Local and Remote Measurement capabilities......................................... 21 2. NEW FEATURES IN TINA 23 2.1 List of new features in TINA v12 ..................................... 23 2.2 List of new features in TINA v11 ..................................... 25 2.3 List of new features in TINA v10 ..................................... 26 2.4 List of new features in TINA v9 ....................................... 27 2.5 List of new features in TINA v8 ....................................... 28 2.6 List of new features in TINA v7 ....................................... 29 3. INSTALLATION AND START-UP 31 3.1 Installation Procedure ..................................................... 31 3.1.1 Minimum hardware and software requirements ............................................................. 31 3 Contents 3.1.2 Installation from CD-ROM or from the Web ............... 32 3.1.3 Following the Installation Steps ................................. 33 3.1.4 Welcome and Software License Agreement................................................................. 33 3.1.5 Entering User Information ......................................... 34 3.1.6 Platform Selection ..................................................... 35 3.1.7 Single User License and Networking Options ............ 35 3.1.7.1 Single user license ........................................................ 35 3.1.7.2 Network license installed on local PCs ......................... 36 3.1.7.3 Network license installed on file server ......................... 36 3.1.8 Choose Destination Location ..................................... 37 3.1.9 Selecting a Setup Type .............................................. 38 3.1.9.1 Typical ........................................................................... 38 3.1.9.2 Compact ........................................................................ 38 3.1.9.3 Custom .......................................................................... 39 3.1.10 Selecting the Program Folder .................................... 39 3.1.11 Select Environment Options ...................................... 40 3.1.12 Selecting the Symbol Set .......................................... 41 3.1.13 Final check and copying the files ............................... 42 3.1.14 Completing the Setup ................................................ 42 3.2 Uninstalling TINA ............................................................ 43 3.3 Maintaining or Repairing an Installation .......................... 44 3.4 Network Installation ........................................................ 44 3.5 Copy Protection .............................................................. 47 3.5.1 Copy Protection by Software ..................................... 47 3.5.2 Copy Protection by Hardware (dongle) ...................... 50 3.6 Starting Up ..................................................................... 51 3.7 Experimenting with Example Circuits, avoiding common problems............................................ 51 4. GETTING STARTED 53 4.1 Schematic Editing Using the Mouse ............................... 53 4.1.1 Using the right mouse button ..................................... 53 4 Contents 4.1.2 Using the left mouse button ....................................... 54 4.2 Measurement Units ........................................................ 55 4.3 The Basic Screen Format ............................................... 56 4.4 Placing the Circuit Components ..................................... 62 4.4.1 Wire .......................................................................... 63 4.4.2 Input and Output........................................................ 64 4.5 Exercises........................................................................ 65 4.5.1 Editing an RLC Circuit Schematic.............................. 65 4.6 Analyses ......................................................................... 68 4.6.1 Analyzing an RLC Circuit (DC, AC Transient and Fourier analysis) ........................................................ 70 4.6.2 Creating and analyzing an OP-AMP circuit ................ 82 4.6.2.1 Calculating DC Transfer characteristic .......................... 87 4.6.3 Analysis of SMPS circuits .......................................... 88 4.6.4 Power dissipation and efficiency calculations ............ 99 4.6.5 Stress Analysis .......................................................... 102 4.6.6 Network Analysis ....................................................... 103 4.6.7 Analyzing a Digital Circuit with TINA’s Digital Engine ............................................................ 104 4.6.8 Analyzing Circuits using HDL Models ........................ 106 4.6.8.1 Analyzing a Digital Circuit Using Digital VHDL Simulation ..................................................................... 106 4.6.8.2 The HDL Debugger ....................................................... 111 4.6.8.3 Analyzing a Digital Circuit Using Digital Verilog Simulation ..................................................................... 114 4.6.8.4 Analyzing Circuits Using Verilog-A models ................... 115 4.6.8.5 Analyzing Circuits Using Verilog-AMS models .............. 116 4.6.8.6 Analyzing Circuits Using SystemC ................................ 118 4.6.9 Mixed Mode Simulation ............................................. 132 4.6.9.1 Waveform generation with a VHDL and Spice subcircuits ..................................................................... 132 4.6.9.2 MCU controlled SMPS circuit ........................................ 137 4.6.10 Using IBIS Models in TINA ........................................ 139 4.6.11 Testing your circuit in interactive mode ...................... 143 4.6.11.1 Digital Circuit with a Keypad ......................................... 144 5 Contents 4.6.11.2 Light Switch with Thyristor ............................................ 145 4.6.11.3 Ladder Logic networks .................................................. 145 4.6.11.4 HDL Circuits .................................................................. 146 4.6.11.5 Microcontroller ( MCU ) Circuits .................................... 148 4.6.11.6 Using the ASM Debugger .............................................. 150 4.6.11.7 Example PIC Innterupt handling ................................... 153 4.6.11.8 Editing the ASM Code in the Debugger ........................ 155 4.6.11.9 Making a Breakpoint in ASM ......................................... 156 4.6.11.10 Programming MCUs using C ........................................ 157 4.6.11.11 Debugging C code in MCUs .......................................... 163 4.6.12 Using the Flowchart Editor and Debugger in TINA .... 166 4.6.12.1 Flowchart Editor ............................................................ 166 4.6.12.2 Flowchart Debugger ...................................................... 170 4.6.13 Testing Your Circuit with Virtual and Real Time Instruments ....................................... 172 4.6.14 Using the Design Tool in TINA ................................... 174 4.6.15 Design Tool vs. Optimization in TINA......................... 178 4.6.16 Live 3D Breadboard................................................... 179 4.7 Mechatronics Extension ................................................. 185 5. PRINTED CIRCUIT BOARD (PCB) DESIGN 191 5.1 Creating a Printed Circuit Board ..................................... 192 5.1.1 Setting and checking footprint names........................ 192 5.1.2 Invoking TINA PCB .................................................... 195 5.2 Creating PCB components ............................................. 201 5.3 PCB Design Techniques ................................................. 204 5.3.1 Multiple Units in the Same Package and their Power Supply.............................................. 204 5.3.2 Differential pair routing .............................................
Load more

Recommended publications
  • AMS Designer Migration, Usability, and Performance Improvements
    AMS Designer Migration, Usability, and Performance Improvements Cadence Design Systems Indu Jain, Tina Najibi, Lei Song, Junwei Hou, Vijay Setia, Poonam Singhal Presented at AMS Designer from SpectreVerilog: Migration and Usability Improvements Indu Jain Tina Najibi Lei Song Junwei Hou Vijay Setia Poonam Singhal which is becoming critical as more and more ABSTRACT digital IP adheres to that standard. Furthermore, whereas in the 90s almost all mixed-signal design was created by Analog designers in the Virtuoso ® AMS Designer (AMSD) contains a Virtuoso ® Analog Design Environment (ADE), wide breadth of state of the art features today an increasing number of digital designers exceeding those of other solutions such as and verification engineers are required to run SpectreVerilog. In spite of this, many customers mixed-signal full chip simulations on the continue to use SpectreVerilog, as the migration command line. This is an area where path from SpectreVerilog to AMSD contains a SpectreVerilog is rarely, if ever, used and in fact number of barriers and ease of use issues. This was not created to meet this need. paper will discuss the solutions to barriers such as PDK conversion, design modifications and AMS Designer (AMSD), on the other hand, was verilog text usage. Additionally, this session will created to meet the demands of full chip present performance gains as well as usability simulations on the command line as well as the and debugability improvements. The demands of Analog designers in ADE. AMSD is introduction of a new netlister in the AMSD flow a feature and language rich simulator, built on (the OSS netlister) and a new simulator flow the NC technology using the latest language makes these solutions possible.
    [Show full text]
  • Gputils 0.13.3
    gputils 0.13.3 October 27, 2007 1 James Bowman and Craig Franklin July 31, 2005 Contents 1 Introduction 4 1.1 ToolFlows ....................................... ... 4 1.1.1 AbsoluteAsmMode ............................... .. 4 1.1.2 RelocatableAsmMode. .... 4 1.1.3 WhichToolFlowisbest?. ..... 5 1.2 Supportedprocessors . ........ 5 2 gpasm 7 2.1 Runninggpasm .................................... .... 7 2.1.1 Usinggpasmwith“make” . .... 8 2.1.2 Dealingwitherrors.. ... .... .... .... ... .... .... ..... 9 2.2 Syntax.......................................... ... 9 2.2.1 Filestructure ................................. .... 9 2.2.2 Expressions................................... ... 9 2.2.3 Numbers ....................................... 11 2.2.4 Preprocessor .................................. ... 12 2.2.5 Processorheaderfiles. ...... 12 2.3 Directives ...................................... ..... 13 2.3.1 Codegeneration ................................ ... 13 2.3.2 Configuration.................................. ... 13 2.3.3 Conditionalassembly. ...... 13 2.3.4 Macros ........................................ 13 2.3.5 $ ........................................... 14 2.3.6 Suggestionsforstructuringyourcode . ........... 14 2.3.7 Directivesummary .............................. .... 15 2.3.8 Highlevelextensions. ...... 24 2.4 Instructions .................................... ...... 27 2.4.1 Instructionsetsummary . ...... 28 2.5 Errors/Warnings/Messages . .......... 30 2.5.1 Errors........................................ 31 2.5.2 Warnings .....................................
    [Show full text]
  • SPICE2 – a Spatial Parallel Architecture for Accelerating the SPICE Circuit Simulator
    SPICE2 { A Spatial Parallel Architecture for Accelerating the SPICE Circuit Simulator Thesis by Nachiket Kapre In Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy California Institute of Technology Pasadena, California 2010 (Submitted October 26, 2010) c 2010 Nachiket Kapre All Rights Reserved ii Abstract Spatial processing of sparse, irregular floating-point computation using a single FPGA enables up to an order of magnitude speedup (mean 2.8× speedup) over a conven- tional microprocessor for the SPICE circuit simulator. We deliver this speedup us- ing a hybrid parallel architecture that spatially implements the heterogeneous forms of parallelism available in SPICE. We decompose SPICE into its three constituent phases: Model-Evaluation, Sparse Matrix-Solve, and Iteration Control and parallelize each phase independently. We exploit data-parallel device evaluations in the Model- Evaluation phase, sparse dataflow parallelism in the Sparse Matrix-Solve phase and compose the complete design in streaming fashion. We name our parallel architec- ture SPICE2: Spatial Processors Interconnected for Concurrent Execution for ac- celerating the SPICE circuit simulator. We program the parallel architecture with a high-level, domain-specific framework that identifies, exposes and exploits parallelism available in the SPICE circuit simulator. Our design is optimized with an auto-tuner that can scale the design to use larger FPGA capacities without expert intervention and can even target other parallel architectures with the assistance of automated code-generation. This FPGA architecture is able to outperform conventional proces- sors due to a combination of factors including high utilization of statically-scheduled resources, low-overhead dataflow scheduling of fine-grained tasks, and overlapped processing of the control algorithms.
    [Show full text]
  • Client-To-Site VPN
    Barracuda CloudGen Firewall Client-to-Site VPN https://campus.barracuda.com/doc/41116193/ With client-to-site VPNs, mobile workers can remotely access corporate information resources. VPNs provide access without the bandwidth, scalability, and manageability limitations of RAS implementations. With the Barracuda NG Firewall, you can set up the following types of client-to-site VPNs: Barracuda TINA TINA is a Barracuda Networks proprietary VPN protocol. It offers a secure end-to-end solution that does not require additional third-party software or input. Every Barracuda NG Firewall includes a root- level Certificate Authority (CA), letting you create, delete, and renew X.509 certificates for strong authentication. TINA offers substantial improvement over the IPsec protocol. It provides the following: High level of security. For supported encryption standards, see Authentication, Encryption, and Transport. A full-featured Certificate Authority (CA) for TINA VPNs on every Barracuda NG Firewall, for use of self-signed certificates. X.509 certificate-based VPN authentication with password request. Immunity to NAT or proxy (HTTPS, SOCKS) traversal. Supported VPN Clients The following VPN clients are supported for use with Barracuda VPNs: Barracuda VPN Client (Windows) Barracuda VPN Client for macOS Barracuda VPN Client for Linux Setting Up a Barracuda Client-to-Site VPN For instructions on how to set up a Barracuda VPN, see the following articles: How to Configure a Client-to-Site Barracuda VPN (TINA) How to Configure a Client-to-Site TINA VPN with Client Certificate Authentication Getting Started with the Barracuda VPN and Network Access Client Client-to-Site VPN 1 / 5 Barracuda CloudGen Firewall IPsec IPsec is the most widely used secure cross-platform VPN protocol.
    [Show full text]
  • $Date:: 2020-09-20#$ Contents
    gpsim $Date:: 2020-09-20#$ Contents 1 gpsim - An Overview 6 1.1 Makingtheexecutable ......................... 6 1.1.1 MakeDetails-./configureoptions . 6 1.1.2 RPMs.............................. 7 1.1.3 Windows ............................ 7 1.2 Running................................. 7 1.3 Requirements .............................. 8 2 Command Line Interface 9 2.1 attach .................................. 10 2.2 break .................................. 11 2.3 clear................................... 13 2.4 disassemble ............................... 14 2.5 dump .................................. 14 2.6 echo................................... 15 2.7 frequency ................................ 15 2.8 help ................................... 15 2.9 icd.................................... 15 2.10list ................................... 15 2.11load ................................... 16 2.12macros.................................. 16 2.13module ................................. 18 2.14node................................... 19 2.15processor ................................ 20 2.16quit ................................... 20 2.17run.................................... 20 2.18step ................................... 20 1 CONTENTS 2 2.19symbol.................................. 21 2.20stimulus................................. 21 2.21 stopwatch1 ............................... 22 2.22trace................................... 23 2.23version.................................. 23 2.24x..................................... 23 3 Graphical User Interface
    [Show full text]
  • COMPATIBILITY GUIDE En Tina 4.6.6
    TIME NAVIGATOR Compatibility Guide for Tina 2020 October 2020 N ° 1 E U R O P E A N S O F T W A R E V E N D O R F O R D A T A P R O T E C T I O N A T E M P O . C O M TABLE OF CONTENTS General information about Tina 2020 Compatibility guide ................................... 2 Agent for Office 365 email & OneDrive ............................................................. 11 Co-residence with other Atempo products ............................................................. 2 HyperVision Agent for Microsoft Exchange .................................................... 12 Automated Library Management Please consult the Atempo-Hardware Time Navigator for Microsoft Exchange (classic agent) ................................. 12 Compatibility Guide for library & drive support. ..................................................... 2 Time Navigator for Microsoft SharePoint Server ............................................. 12 Support Lifecycle ........................................................................................................ 3 Time Navigator for Microsoft SQL Server ......................................................... 13 Time Navigator Operating System compatibility ................................................... 4 Time Navigator for SAP ERP (ECC) on Oracle (using BACKINT) ................ 13 HyperVision Agent for VMware ................................................................................ 6 Time Navigator for SAP HANA (using BACKINT) ........................................... 13 HSS & HVDS Compatibility
    [Show full text]
  • Advanced Remote Access for Barracuda Cloudgen Firewall
    SOLUTION BRIEF Advanced Remote Access for Barracuda CloudGen Firewall With today’s mobile and remote workforce, the focus is on employee productivity rather than location. Work is being done anytime and anywhere—at home, in the coffee shop, on a train. Giving workers the freedom to do their work outside the office, without fixed hours, from their BYOD is a growing trend. At the same time the IT department needs to roll out these connectivity options across multiple platforms, prevent unauthorized access, enforce access policies, provide multi-factor authentication and ensure always on availability with fewer resources, but on a global level. The Advanced Remote Access subscription for Barracuda CloudGen Firewall extends the basic VPN connectivity provided with every device to enable all the above—at a fraction of the price point of dedicated solutions - in the most flexible and convenient way, for the end user and the administrator. Every Barracuda CloudGen Firewall supports an unlimited The app is available for Windows, macOS, iOS, and Android number of VPN clients at no extra cost. Barracuda’s Network and is available for download from the respective app stores. Access VPN client provides a sophisticated VPN client for End users can install the app without elevated privileges on the Windows, macOS, and Linux that provides richer performance device. CudaLaunch looks and feels the same on every platform and functionality than standard IPsec client software. and provides fast, Java-independent access to commonly used applications in the company network – regardless if hosted on- Benefits include quick restoration of VPN tunnels, “Always On” premises or in the cloud.
    [Show full text]
  • The Complete Electronics Lab for Windows USERS MANUAL
    Contents V10 The Complete Electronics Lab for Windows USERS MANUAL www.designsoftware.com 1 Contents COPYRIGHTS © Copyright 1990-2014 DesignSoft, Inc. All rights reserved. All programs and Documentation of TINA, and any modification or copies thereof are proprietary and protected by copyright and/or trade secret law. LIMITED LIABILITY TINA, together with all accompanying materials, is provided on an “as is” basis, without warranty of any kind. DesignSoft, Inc., its distributors, and dealers make no warranty, either expressed, implied, or statutory, including but not limited to any implied warranties of merchantability or fitness for any purpose. In no event will DesignSoft Inc., its distributor or dealer be liable to anyone for direct, indirect, incidental or consequential damages or losses arising from the purchase of TINA or from use or inability to use TINA. TRADEMARKS IBM PC/AT, PS/2 are registered trademarks of International Business Machines Corporation Windows, Windows 9x/ME/NT/2000/XP/Vista / Windows 7/ Window 8 are trademarks of Microsoft Corporation. PSpice is a registered trademark of Cadence Design Systems, Inc. Corel Draw is a registered trademark of Corel Inc. TINA is a registered trademark of DesignSoft, Inc. * English version 2 Contents TABLE OF CONTENTS 1. INTRODUCTION 9 1.1 What is TINA and TINA Design Suite? ............................ 9 1.2 Available Program Versions ............................................ 16 1.3 Optional supplementary hardware .................................. 18 1.3.1 TINALab II High Speed Multifunction PC Instrument ...................................... 18 1.4 LabXplorer Multifunction Instrument for Education and Training with Local and Remote Measurement capabilities ............................................. 19 2. NEW FEATURES IN TINA 21 2.1 List of new features in TINA v10 ....................................
    [Show full text]
  • Gputils.Pdf (184K)
    gputils 0.12.2 James Bowman and Craig Franklin July 13, 2004 Contents 1 Introduction 4 1.1 Tool Flows . 4 1.1.1 Absolute Asm Mode . 4 1.1.2 Relocatable Asm Mode . 4 1.1.3 HLL Mode . 5 1.1.4 Which Tool Flow is best? . 5 1.2 Supported processors . 5 2 gpal 7 2.1 Introduction . 7 2.2 Running gpal . 7 2.2.1 Operations . 8 2.2.2 Input files . 8 2.3 Basics . 8 2.3.1 Free-format . 8 2.3.2 Statement terminator . 9 2.3.3 Comments . 9 2.4 Types . 9 2.4.1 Builtin Types . 9 2.4.2 Arrays . 9 2.4.3 Enumerated . 10 2.4.4 Type Alias . 10 2.5 Expressions . 10 2.5.1 Symbols . 10 2.5.2 Symbol Alias . 10 2.5.3 Numbers . 11 2.5.4 Operators . 11 2.5.5 Assignment . 12 2.5.6 Test . 12 2.5.7 Label . 12 2.6 Statements . 12 2.6.1 Assembly . 12 2.6.2 Case . 12 2.6.3 For . 13 1 CONTENTS 2 2.6.4 Goto . 13 2.6.5 If . 14 2.6.6 Loop . 14 2.6.7 Null . 14 2.6.8 Pragma . 14 2.6.9 Return . 15 2.6.10 While . 15 2.7 Declarations . 15 2.7.1 Variables . 15 2.7.2 Constants . 16 2.8 Subprograms . 16 2.8.1 Procedure . 16 2.8.2 Function . 16 2.9 Files . 16 2.9.1 Module . 16 2.9.2 Public .
    [Show full text]
  • HDL Model Verification Based on Visualization and Simulation
    Proceedings of the World Congress on Engineering 2012 Vol II WCE 2012, July 4 - 6, 2012, London, U.K. HDL Model Verification Based on Visualization and Simulation Dominik Macko, and Katarína Jelemenská, Member, IAENG Abstract— The role of hardware description languages inexperienced designers find it hard-to-read and difficult to (HDLs) in a current digital systems development process is reveal the potential errors. essential. Their great contribution is undeniable, but they also These problems could be addressed by a tool that can bring about several disadvantages. The textual form of HDL models is less illustrative for a novice designer than a display the simulation results directly in the schematic schematic representation of the model structure. Next, the representation of an HDL model, and at the same time simulation of such models is most commonly displayed in a provides the possibility to move among the levels of the waveform representation, even though sufficient for hierarchy. If the designer could observe the data flow verification, but hard-to-identify design errors. In this paper, through the individual components of the design, the model we present our progress in developing a visualization verification would be simple and more effective. environment, which is able to display the simulation results in the structural sphere of the model, allowing the designer to The comparative analysis of several currently available switch between individual hierarchic levels of the structure related tools is summarized in Table I. The simple and watching the signal changes directly in a verified controllability was evaluated based on the intuitiveness of component. the environment.
    [Show full text]
  • Analog Circuit Simulation with TINA-TI ECE 480 Application Note Kyle Christian Team #7 November 4Th, 2013
    Analog Circuit Simulation with TINA-TI ECE 480 Application Note Kyle Christian Team #7 November 4th, 2013 1 | P a g e Kyle Christian Team #7 Abstract TINA-TI is a SPICE based analog circuit simulation program designed by TEXAS INSTRUMENTS in cooperation with DesignSoft. TINA-TI is ideal for designing, testing, and troubleshooting a broad variety of basic and advanced circuits, including complex architectures, without any node or number of device limitations. In this note you will be walked through the basic steps of the program that will teach you how to utilize TINA-TI in the most efficient way. Key Words TINATM, TINA-TI, Texas Instruments, DesignSoft, Circuit Simulation, Analog Simulation Tool, Circuit Analysis Introduction TINATM is a powerful yet affordable SPICE based circuit simulation and PCB design software package for analyzing, designing, and real time testing of analog, digital, VHDL, MCU, and mixed electronic circuits and their PCB layouts. This software was created by DesignSoft. TINA-TI is a spinoff software program that was designed by Texas Instruments (TI) in cooperation with DesignSoft which incorporates a library of pre-made TI components to for the user to utilize in their designs. These circuit simulation tools are compatible with the Windows Operating Systems: XP, 7, and 8. TINATM is highly reviewed and widely applied among electrical engineers around the world, particularly application engineers and analog circuit design engineers. This note is intended to help new TINA-TI users start creating circuit simulations
    [Show full text]
  • SDCC Compiler User Guide
    SDCC Compiler User Guide SDCC 4.1.11 $Date:: 2021-09-17 #$ $Revision: 12682 $ Contents 1 Introduction 7 1.1 About SDCC.............................................7 1.2 SDCC Suite Licenses.........................................8 1.3 Documentation............................................9 1.4 Typographic conventions.......................................9 1.5 Compatibility with previous versions.................................9 1.6 System Requirements......................................... 11 1.7 Other Resources............................................ 12 2 Installing SDCC 13 2.1 Configure Options........................................... 13 2.2 Install paths.............................................. 15 2.3 Search Paths.............................................. 16 2.4 Building SDCC............................................ 18 2.4.1 Building SDCC on Linux.................................. 18 2.4.2 Building SDCC on Mac OS X................................ 19 2.4.3 Cross compiling SDCC on Linux for Windows....................... 19 2.4.4 Building SDCC using Cygwin and Mingw32........................ 19 2.4.5 Building SDCC Using Microsoft Visual C++ 2010 (MSVC)................ 20 2.4.6 Windows Install Using a ZIP Package............................ 21 2.4.7 Windows Install Using the Setup Program.......................... 21 2.4.8 VPATH feature........................................ 21 2.5 Building the Documentation..................................... 22 2.6 Reading the Documentation....................................
    [Show full text]