(12) United States Patent (10) Patent No.: US 9,626,896 B2 Lee Et Al

Total Page:16

File Type:pdf, Size:1020Kb

(12) United States Patent (10) Patent No.: US 9,626,896 B2 Lee Et Al USOO9626896B2 (12) United States Patent (10) Patent No.: US 9,626,896 B2 Lee et al. (45) Date of Patent: Apr. 18, 2017 (54) DISPLAY DEVICE AND MOBILE (58) Field of Classification Search ELECTRONIC APPARATUS INCLUDING None THE SAME See application file for complete search history. (71) Applicant: SAMSUNGELECTRONICS CO., (56) References Cited LTD., Suwon-si, Gyeonggi-do (KR) U.S. PATENT DOCUMENTS (72) Inventors: Seung-Gun Lee, Hwaseong-si (KR): 4.415,985 A * 11/1983 McDaniel ............ GOSB 19,409 Hyo-Jin Kim, Hwaseong-si (KR); 6.229,765 B1 5, 2001 Rabi 345,501 Hak-Seong Lee, Hwaseong-si (KR) 6,393.2634. 4-1 B1 5/2002 Hayashi 6,747,916 B1 6/2004 Fleury et al. (73) Assignee: SAMSUNGELECTRONICS CO., 6,876,600 B2 4/2005 Ito et al. LTD., Suwon-si, Gyeonggi-Do (KR) 7,181,006 B2 2/2007 Shimazaki 8,547,800 B2 10/2013 Kiyomizu (*) Notice: Subject to any disclaimer, the term of this 2003/0051211 A1* 3/2003 Fujisaki ............... Google9. patent is extended or adjusted under 35 U.S.C. 154(b) by 19 days. (Continued) (21) Appl. No.: 14/615,097 FOREIGN PATENT DOCUMENTS KR 102005OOO1526 1, 2005 (22) Filed: Feb. 5, 2015 KR 102O110051897 5, 2011 (65) Prior Publication Data Primary Examiner — Andrew Sasinowski Assistant Examiner — Henok Heyi US 2015/0325213 A1 Nov. 12, 2015 (74) Attorney, Agent, or Firm — F. Chau & Associates, (30) Foreign Application Priority Data LLC (57) ABSTRACT May 7, 2014 (KR) ........................ 10-2014-OO53899 A mobile device includes a display driver integrated circuit (51) Int. Cl. (DDI), a display panel, and an application processor. The G09G 5/00 (2006.01) DDI provides an internal synchronization signal based on an G09G 3/20 (2006.01) internal clock signal as a synchronization signal. The appli G09G 5/8 (2006.01) cation processor calculates a time offset corresponding to a G09G 3/3208 (2016.01) difference between a real time and the internal synchroni (52) U.S. Cl. zation signal, and provides the time offset to the DDI. The CPC ......... G09G3/2096 (2013.01); G09G 3/3208 DDI calculates a time to be displayed based on the time (2013.01); G09G 5/008 (2013.01); G09G 5/18 offset and a current time provided from the application (2013.01); G09G 2300/0426 (2013.01); G09G processor, and displays the time to be displayed in the 2310/0243 (2013.01); G09G 2370/10 display panel in a self clock display mode. (2013.01) 21 Claims, 14 Drawing Sheets RUN SPAY DEWC S210 SEF COCK MODE START S220 SEF COCKDISPLAY MODE S230 UPDATE CURRENT RE & STORE OFFSE WALU UPDATE NEW CURRENTE & STORE NE OFFSE WALE S260 COMPARE OFFSWALE OK EXEND TEPDATE PERIOD SLEEP OUT US 9,626,896 B2 Page 2 (56) References Cited U.S. PATENT DOCUMENTS 2005/011 1304 A1* 5, 2005 Pikula ...................... GO4G 3/00 368,47 2011/0254829 A1 10/2011 Agevik et al. 2011/0285833 A1* 11/2011 Tsurumoto ............. G09G 3/003 34.8/56 2012fO155584 A1* 6, 2012 Wilkinson ............... GO4G 7700 375,354 2012/02873.25 A1* 11/2012 Oikawa .................. HO4N 5,772 348,333.02 2013,0082615 A1 * 4, 2013 Williams ........... HOSB 33,0827 315, 186 2013/0142300 A1* 6, 2013 Takemura ............... GO4F 1,005 377/20 2013/0314360 A1* 11/2013 Saitoh ................... G06F 3,0412 345,173 2015,0033060 A1 1/2015 Kim .......................... G06F 1/12 T13/400 * cited by examiner U.S. Patent Apr. 18, 2017 Sheet 1 of 14 US 9,626,896 B2 F. G. 1 OO 200 500 ECLKDP F. G. 2 100 20 110 130 1 AO MOBILE SENSING CONNECTV TY MODULE CAMERA & 10 OFFSET re H-131 MODULE it CALCULATORwas assure was wwres 133 MCC OFV 105 ECLK CT RTG 173 150 160 170 18O U.S. Patent Apr. 18, 2017 Sheet 2 of 14 US 9,626,896 B2 HHA|HCl 9'0|- U.S. Patent Apr. 18, 2017 Sheet 3 of 14 US 9,626,896 B2 F. G. 4 220 MCC 221 RGB TO 230 DT MCC 223 ECLK TO 230 CLK MCC 225 HS, VS TO 230 HS, IWS F.G. 5 11 113 115 SYNC (IVS) COUNTER COMPARATOR OFV REFT U.S. Patent Apr. 18, 2017 Sheet 4 of 14 US 9,626,896 B2 F.G. 6 R E F O F V O VS FIG 7 260 261 263 ME CLK COUNTER ADJUSTER DCT CT OFV U.S. Patent Apr. 18, 2017 Sheet S of 14 US 9,626,896 B2 FG. 8 281 280 FG. 9 RUN D!SPLAY DEVICE S110 TRANSMT SYNC SIGNAL S120 CALCULATE TIME OFFSET S130 TRANSMT TIME OFFSET AND CURRNET T ME & SLEEP N S40 ENTER INTO SELF CLOCK DISPLAY MODE S150 SLEEP OUT S160 END U.S. Patent Apr. 18, 2017 Sheet 6 of 14 US 9,626,896 B2 FIG 10 100 200 S110 OPERATING OPERATING SYNC OPERATING S130 CALCULATE TME OFFSET OPERATING S140 OERATING S150 STOP DISPLAY SELF CLOCK S160 OPERATING OPERATING U.S. Patent Apr. 18, 2017 Sheet 7 of 14 US 9,626,896 B2 FG 11 100b 300 500 120 11 Ob 130 140 SENSING CONNECTV TY MOBILE MODULE CAMERA & 1/O CPU SENSOR1-131 MODULE SENSOR2-133 MCC 105 ECLKCT RTG MEMORY NTERFACE POWER SUPPLY 173b 150 160 ITR 170b 180 U.S. Patent Apr. 18, 2017 Sheet 9 of 14 US 9,626,896 B2 F.G. 14 350 351 352 353 OFFSET WS COUNTER REGISTER CALCULATOR CTi CT(i+1) CT CT(i+1) OFV COMPARATOR 354 INTERRUPT TR SIGNAL GENERATOR 357 CLK INTERNAL TIMER DCT CT OFV U.S. Patent Apr. 18, 2017 Sheet 10 of 14 US 9,626,896 B2 sus-a- &-- - o U.S. Patent Apr. 18, 2017 Sheet 11 of 14 US 9,626,896 B2 FG 16 CSTART RUN DISPLAY DEVCE S210 SELF CLOCK MODE START S220 SELF CLOCK DISPLAY MODE S230 UPDATE CURRENT TIME & STORE OFFSET VALUE S240 UPDATE NEW CURRENT TIME & STORE N-S250 NEW OFFSET VALUE COMPARE OFFSET VALUE EXTEND TIME UPDATE PERIOD S270 SLEEP OUT S280 U.S. Patent Apr. 18, 2017 Sheet 12 of 14 US 9,626,896 B2 FG 17 100b 300 AP S210, S220: OPERATING OPERATING S230. STOP OPERATING UPDATE CT STORE S240: OFFSET S250: STORE NEW OFFSET U.S. Patent Apr. 18, 2017 Sheet 13 of 14 US 9,626,896 B2 F.G. 18 U.S. Patent Apr. 18, 2017 Sheet 14 of 14 US 9,626,896 B2 F.G. 19 600 3D IMAGE SENSOR 700 2D IMAGE SENSOR 800 620 N- CONNECTV TY USER INTERFACE 640 MEMORY 630 DEVICE POWER 650 SUPPLY US 9,626,896 B2 1. 2 DISPLAY DEVICE AND MOBILE The time adjuster may receive the current time and the time ELECTRONIC APPARATUS INCLUDING offset, may adjust the current time based on the counting THE SAME value and the time offset, and may provide the digital time information. CROSS-REFERENCE TO RELATED In an exemplary embodiment, the DDI may further APPLICATION include a symbol memory and a control logic circuit. The symbol memory may store a plurality of timing symbols that This application claims priority under 35 U.S.C. S 119 to are used for displaying the time to be displayed. The control Korean Patent Application No. 10-2014-0053899, filed on logic circuit may control the symbol memory Such that, May 7, 2014, in the Korean Intellectual Property Office, the 10 among the plurality of timing symbols, timing symbols disclosure of which is incorporated by reference herein in its associated with the time to be displayed may be output. entirety. In an exemplary embodiment, the DDI may further include a selection circuit. The selection circuit may select TECHNICAL FIELD one of an image signal and the time to be displayed, and may 15 provide the selected one of the image signal and the time to Exemplary embodiments of the present inventive concept be displayed to a timing controller in response to a mode relate to a display device, and more particularly to, a mobile change signal. The mode change signal may be one of the electronic apparatus including the display device. self clock display mode and a video mode. The image signal provided from the application processor may be displayed in DISCUSSION OF THE RELATED ART the video mode. In an exemplary embodiment, the application processor Some Smart phones have a display device capable of may include an offset calculator and a real time generator. displaying high-definition television (HDTV) signals. The The offset calculator may calculate the real time and the time Smartphone may include a display driver integrated circuit offset based on the synchronization signal. The real time (IC) for managing the HDTV signals to the display device. 25 generator may generate the real time. For example, the display device may be an organic light In an exemplary embodiment, the application processor emitting display (OLED). may be connected to the DDI through a high speed serial In addition, the Smartphones can be configured to connect interface (HSSI). The application processor may enter into a to wearable devices. sleep mode in the self clock display mode. The display 30 device may include a watch-typed wearable device. SUMMARY According to an exemplary embodiment of the present inventive concept, a mobile device includes an application According to an exemplary embodiment of the present processor, a display panel, and a display driver integrated inventive concept, a mobile device includes a display driver circuit (DDI). The application processor provides a current integrated circuit (DDI), a display panel, and an application 35 time indicating a real time in response to an interrupt signal processor.
Recommended publications
  • Computer Architectures
    Computer Architectures Processor+Memory Richard Šusta, Pavel Píša Czech Technical University in Prague, Faculty of Electrical Engineering AE0B36APO Computer Architectures Ver.1.00 2019 1 The main instruction cycle of the CPU 1. Initial setup/reset – set initial PC value, PSW, etc. 2. Read the instruction from the memory PC → to the address bus Read the memory contents (machine instruction) and transfer it to the IR PC+l → PC, where l is length of the instruction 3. Decode operation code (opcode) 4. Execute the operation compute effective address, select registers, read operands, pass them through ALU and store result 5. Check for exceptions/interrupts (and service them) 6. Repeat from the step 2 AE0B36APO Computer Architectures 2 Single cycle CPU – implementation of the load instruction lw: type I, rs – base address, imm – offset, rt – register where to store fetched data I opcode(6), 31:26 rs(5), 25:21 rt(5), 20:16 immediate (16), 15:0 ALUControl 25:21 WE3 SrcA Zero WE PC’ PC Instr A1 RD1 A RD ALU A RD Instr. A2 RD2 SrcB AluOut Data ReadData Memory Memory A3 Reg. WD3 File WD 15:0 Sign Ext SignImm B35APO Computer Architectures 3 Single cycle CPU – implementation of the load instruction lw: type I, rs – base address, imm – offset, rt – register where to store fetched data I opcode(6), 31:26 rs(5), 25:21 rt(5), 20:16 immediate (16), 15:0 Write on rising edge of CLK RegWrite = 1 ALUControl 25:21 WE3 SrcA Zero WE PC’ PC Instr A1 RD1 A RD ALU A RD Instr.
    [Show full text]
  • 256M(16Mx16) GDDR SDRAM HY5DU561622CT
    HY5DU561622CT 256M(16Mx16) GDDR SDRAM HY5DU561622CT This document is a general product description and is subject to change without notice. Hynix Electronics does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 1.3 / Oct. 2004 HY5DU561622CT Revision History Revision History Draft Date Remark No. 0.1 Defined Preliminary Specification Dec. 2002 0.2 Defined IDD Spec. Feb. 2003 0.3 Improvement of VDD from 2.8V to 2.5V in 300MHz Mar. 2003 0.4 Changed IDD Spec. Apr. 2003 0.5 166MHz Speed added. May. 2003 1) Changed VDD Value of HY5DU561622CT-33/36 from 2.5V to 2.6V 0.6 June 2003 2) Added tRC@Auto Precharge Parameter in AC CHARACTERISTICS - I 0.7 Added 350MHz Speed June 2003 0.8 Changed VDD/VDDQ min/max range of HY5DU561622CT- 33 /36 July 2003 1) Changed tRAS_max Value from 120K to 100K in All Frequency 0.9 2) Changed IDD6 value from 3mA to 4mA in All Frequency Aug. 2003 3) Changed Refresh Time from 64ms to 32ms in All Frequency 1.0 Refresh Time restore to 64ms from 32ms Jun. 2004 1.1 Insert AC Overshoot comment Aug. 2004 1.2 tRAS_max change Sep. 2004 1.3 tRAS_min & tQHS change Oct. 2004 Rev. 1.3 / Oct. 2004 2 HY5DU561622CT PRELIMINARY DESCRIPTION The Hynix HY5DU561622CT is a 268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the point-to-point applications which requires high bandwidth. The Hynix 16Mx16 DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock.
    [Show full text]
  • An Analysis of Solderability and Manufacturability of Moisture
    An Analysis of Solderability and Manufacturability of Moisture Sensitive Electronic Components After Long Term Environmentally Controlled Storage Channel One International LLC 400 N. Tampa St. Suite 2850 Tampa, FL 33602 By: Lee Melatti Copyright 2012 Channel One International LLC. and Lee Melatti Subject Device Description with RH of typically less than 1%. The specially The subject device is comprised of five (5) very large designed cabinets are data logged and alarmed with scale integrated circuits mounted on a high density remote monitoring to alert in the case of an out of multi-chip hybrid module. The part number of the specification event. The humidity control is dual hybrid module is 216T9NGBGA13FHG with a redundant and the subject devices remained within device description of ATI (now an AMD company) the controlled environment at all times prior to the Mobility Radeon ™ 9000 M9-CSP64 Graphics analysis. Processor Unit, RoHS compliant. The module is an FR4 material Printed Circuit Board (PCB) mounted The test units were put into long-term environmental with an ATI designed GPU circuit in a plastic storage on 11/10/2007. The storage conditions were encapsulated Fine Ball Grid Array (FBGA) package. maintained from that date until two (2) devices were This is then mounted on the bottom (ball) side of the removed from long-term storage on 11/30/2011 and PCB and conformal coated. Additionally, there are shipped to an independent firm for analysis. The four (4) 128Mbit GDDR SDRAM devices from independent engineering firm is a military and Samsung Semiconductor, part number K4D26323G- avionics system manufacturer with extensive VC33 in 144 ball FBGA packages, mounted to the experience in component quality analysis.
    [Show full text]
  • Product Guide SAMSUNG ELECTRONICS RESERVES the RIGHT to CHANGE PRODUCTS, INFORMATION and SPECIFICATIONS WITHOUT NOTICE
    捷多邦,您值得信赖的PCB打样专家! Apr. 2010 Consumer Memory Product Guide SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE. Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind. This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or other- wise. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply. For updates or additional information about Samsung products, contact your nearest Samsung office. All brand names, trademarks and registered trademarks belong to their respective owners. ⓒ 2010 Samsung Electronics Co., Ltd. All rights reserved. - 1 - Apr. 2010 Product Guide Consumer Memory 1. CONSUMER MEMORY ORDERING INFORMATION 1 2 3 4 5 6 7 8 9 10 11 K 4 X X X X X X X X - X X X X SAMSUNG Memory Speed DRAM Temperature & Power Package Type Product Revision Density & Refresh Interface (VDD, VDDQ) Organization Bank 1. SAMSUNG Memory : K 7. Interface ( VDD, VDDQ) 2 : LVTTL (3.3V, 3.3V) 2. DRAM : 4 8 : SSTL_2 (2.5V, 2.5V) 3. Product Q : SSTL_18 (1.8V, 1.8V) 6 : SSTL_15 (1.5V, 1.5V) S : SDRAM H : DDR SDRAM K : POD_18 (1.8V, 1.8V) T : DDR2 SDRAM B : DDR3 SDRAM 8.
    [Show full text]
  • R60, R60e, R61, and R61i
    ® ThinkPad R60, R60e, R61, and R61i Hardware Maintenance Manual November 2007 This manual supports: ThinkPad R60 (MT 9455, 9456, 9457, 9458, 9459, 9444, 9445, 9460, 9461, 9462, 9463, 9464, 9446, and 9447) ThinkPad R60e (MT 0656, 0657, 0658, and 0659) ThinkPad R61 (MT 8942, 8943, 8944, 8945, 8947, 8948, and 8949) ThinkPad R61i (MT 0656, 0657, 0658, 0659, 9455, 9456, 9457, 9458, 9459, 9444, 9445, 9460, 9461, 9462, 9463, 9464, 9446, 9447, 8942, 8943, 8944, 8945, 8947, 8948, and 8949) ® ThinkPad R60, R60e, R61, and R61i Hardware Maintenance Manual Note Before using this information and the product it supports, be sure to read the general information under “Notices” on page 260. Third Edition (November 2007) © Copyright Lenovo 2007. All rights reserved. LENOVO products, data, computer software, and services have been developed exclusively at private expense and are sold to governmental entities as commercial items as defined by 48 C.F.R. 2.101 with limited and restricted rights to use, reproduction and disclosure. LIMITED AND RESTRICTED RIGHTS NOTICE: If products, data, computer software, or services are delivered ″ ″ pursuant a General Services Administration GSA contract, use, reproduction, or disclosure is subject to restrictions set forth in Contract No. GS-35F-05925. Contents About this manual . .1 Retaining serial numbers . .54 Removing and replacing a FRU . .57 1010 Battery pack . .58 Introduction . .3 1020 Ultrabay Enhanced device for R60, R61, and Important service information . .3 R61i . .59 Strategy for replacing FRUs . .3 1030 Hard disk drive cover, hard disk drive, and Strategy for replacing a hard disk drive . .4 hard disk drive rubber rails .
    [Show full text]
  • Product Selection Guide of CONTENTS
    http://www.BDTIC.com/Samsung Samsung Semiconductor, Inc. September 2006 Product Selection Guide http://www.BDTIC.com/SamsungTABLE OF CONTENTS M EM ORY AND STORAGE SYSTEM LSI SECTION A PAGE SECTION B PAGE DRAM ASICs 3b – 5b DDR3 SDRAM 3a ASIC ORDERING INFORMATION 6b DDR2 SDRAM 3a-4a LCD DRIVER ICs 7b – 8b DDR SDRAM 4a-5a LCD DRIVER IC ORDERING INFORMATION 9b SDRAM 6a-7a MOBILE APPLICATION PROCESSORS 10b RDRAM 7a CMOS IMAGE SENSORS 10b MOBILE SDRAM 8a MICROCONTROLLERS 11b-14b GRAPHICS DDR SDRAM 8a MICROCONTROLLER ORDERING INFORMATION 15b DRAM ORDERING INFORMATION 9a-11a SERIAL EPROMS 16b FLASH NAND, OneNAND, NOR FLASH 12a NAND FLASH ORDERING INFORMATION 13a TFT-LCD ASYNCHRONOUS SRAM SECTION C PAGE LOW-POWER SRAM 14a M ONITOR/INDUSTRIAL LCD PANELS LOW-VOLTAGE AND LOW-POWER SRAM 14a 15" , 17" 3c MICRO-POWER AND LOW-VOLTAGE SRAM 14a 19" 3c HIGH DENSITY, LOW POWER (UtRAM) 15a 20.1" , 21.3" 4c HIGH-SPEED ASYNCHRONOUS FAST SRAM 15a 22.0", 23.0", 24.0", 30.0" 4c ASYNCHRONOUS SRAM ORDERING INFORMATION 16a LCD TV/A.V. SYNCHRONOUS SRAM HD 23",26",32",40",46" 5c SPB & FT SRAM 17a-18a FULLHD 40", 46” , 52” , 57” 5c NtRAM 18a-19a M OBILE PHONES LATE-WRITE R-R SRAM 19a-20a MAIN DISPLAYS 6c DDR / II / II+ SRAM 20a-22a MAIN + EXTERNAL DISPLAYS 6c QDR / II / II+ SRAM 22a-23a INFORM ATION DISPLAYS SYNCHRONOUS SRAM ORDERING INFORMATION 24a 40",46",57",82" 7c M ULTI-CHIP PACKAGE DIGITAL IMAGING: ENTERTAINMENT NAND/DRAM 25a DSC/DVC/PHOTO PRINTERS/PMP/VOIP/GAMES 8c NOR/SRAM and NOR/UtRAM 26a M OBILE AV OneNAND/DRAM 26a MINI PCS/CNS/CAR TVS/P-DVDS/ 9c NOR/DRAM 26a INDUSTRIAL APPLICATIONS STORAGE HARD DISK DRIVES 27a OPTICAL STORAGE SOLUTIONS 28a-29a SAMSUNG SEMICONDUCTOR, INC.
    [Show full text]
  • W9412g2ib 1M × 4 Banks × 32 Bits Gddr Sdram
    W9412G2IB 1M × 4 BANKS × 32 BITS GDDR SDRAM Table of Contents- 1. GENERAL DESCRIPTION.................................................................................................................................4 2. FEATURES ........................................................................................................................................................4 3. KEY PARAMETERS...........................................................................................................................................5 4. BALL CONFIGURATION....................................................................................................................................6 5. BALL DESCRIPTION .........................................................................................................................................7 6. BLOCK DIAGRAM..............................................................................................................................................9 7. FUNCTIONAL DESCRIPTION .........................................................................................................................10 7.1 Power Up Sequence...........................................................................................................................10 7.2 Command Function ............................................................................................................................11 7.2.1 Bank Activate Command......................................................................................................11
    [Show full text]
  • 256M(16Mx16) Gddr SDRAM HY5DU561622ETP
    HY5DU561622ETP 256M(16Mx16) gDDR SDRAM HY5DU561622ETP This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 1.1 / Oct. 2005 1 1HY5DU561622ETP Revision History Revision No. History Draft Date Remark 0.1 Defined Preliminary Specification Oct. 2004 0.2 VDD/VDDQ Define Apr. 2005 0.3 VDD/VDDQ, tDPL, tDAL change & CL5 insert Jul. 2005 1.0 tRCDWT Change (2clk -> 3clk) at 275/ 300/ 350MHz Speed bin Sep. 2005 1.1 Changed IDD3P value & Delete 166MHz speed bin Oct. 2005 Rev. 1.1 / Oct. 2005 2 1HY5DU561622ETP DESCRIPTION The Hynix HY5DU561622ETP is a 268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the point-to-point applications which requires high bandwidth. The Hynix 16Mx16 DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are inter- nally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2. FEATURES • 2.5V +/-5% VDD and VDDQ power supply • Data outputs on DQS edges when read (edged DQ) supports 250/200 Mhz Data inputs on DQS centers when write (centered DQ) • 2.6V +/- 0.1V VDD/VDDQ power supply supports 300/ 275Mhz
    [Show full text]
  • Efficient Design and Communication for 3D Stacked Dynamic Memory
    EFFICIENT DESIGN AND COMMUNICATION FOR 3D STACKED DYNAMIC MEMORY An Undergraduate Research Scholars Thesis by ANDREW DOUGLASS Submitted to the Undergraduate Research Scholars program at Texas A&M University in partial fulfillment of the requirements for the designation as an UNDERGRADUATE RESEARCH SCHOLAR Approved by Research Advisor: Dr. Sunil Khatri May 2017 Major: Computer Engineering TABLE OF CONTENTS Page ABSTRACT .................................................................................................................................. 1 ACKNOWLEDGMENTS ............................................................................................................ 2 NOMENCLATURE ..................................................................................................................... 3 CHAPTER I. INTRODUCTION ...................................................................................................... 6 History of DRAM Architectures ........................................................................... 6 Rambus DRAM ................................................................................................. 10 Graphics DRAM ................................................................................................ 11 Current DIMM Issues ......................................................................................... 12 3D Stacked Memory ........................................................................................... 15 II. RING BASED MEMORY .......................................................................................
    [Show full text]
  • TU Wien Aktuelle Speichertechnologien (RAM)
    TU Wien Embedded Computing Systems Institut fur¨ Technische Informatik Mark Volcic 0425294 033/535 Aktuelle Speichertechnologien (RAM) Bakkalaureatsarbeit Im Rahmen der LVA SE Seminar mit Bakkalaureatsarbeit Betreuung: Andreas Steininger Wien, 1. Juni 2007 1 Inhaltsverzeichnis Abbildungsverzeichnis 4 Tabellenverzeichnis 6 1 Ubersicht¨ 7 2 Begriffserkl¨arung 8 2.1 random access – read only . 8 2.1.1 RAM – random access memory . 8 2.1.2 ROM – read only memory . 8 2.2 volatile – non volatile . 8 2.2.1 volatile memory . 8 2.2.2 non-volatile memory . 9 2.3 Latenzzeit versus Datendurchsatz . 9 3 DRAM – Klein und billig 11 3.1 Allgemeines . 11 3.2 Aufbau und Funktionsweise . 11 3.2.1 1-Bit-Speicherzelle . 11 3.2.2 Speichermatrix . 12 3.2.3 Lesen und Schreiben . 13 3.2.4 Refresh . 15 3.2.5 Zusammenfassung . 15 3.3 Technologien . 16 3.3.1 FPM-DRAM – Fast Page Mode DRAM . 16 Burst-Mode . 16 Beispiel . 16 Interleaving . 17 3.3.2 EDO-DRAM – Extended Data Out DRAM . 17 Beispiel . 18 3.3.3 Burst EDO . 18 3.3.4 SDRAM – Synchronous DRAM . 19 Beispiel . 20 Read-Timing . 20 Write-Timing . 20 3.3.5 RDRAM – Rambus DRAM . 21 3.3.6 DDR-SDRAM – Double Data Rate SDRAM . 22 Pins und Symbole . 22 Read-Timing . 23 Write-Timing . 24 Inhaltsverzeichnis 2 3.3.7 DDR2-SDRAM . 24 Terminierung . 25 Pins und Symbole . 26 Read-Timing . 26 Write-Timing . 27 3.3.8 DDR3-SDRAM . 28 3.4 Anwendungen . 29 3.4.1 Embedded DRAM . 29 3.5 Zusammenfassung . 29 3.5.1 Vorteile .
    [Show full text]
  • Chapter 5 - Internal Memory
    Chapter 5 - Internal Memory Luis Tarrataca [email protected] CEFET-RJ Luis Tarrataca Chapter 5 - Internal Memory 1 / 106 Table of Contents I 1 Introduction 2 Semiconductor Main Memory Timing Waveforms Major types of semiconductor memory Random-access memory Dynamic RAM (DRAM) Static RAM (SRAM) DRAM vs SRAM Read-only memory (ROM) Chip Logic Luis Tarrataca Chapter 5 - Internal Memory 2 / 106 Table of Contents II 3 Error Correction Hamming code 4 Advanced DRAM organization Synchronous DRAM (SDRAM) Double Data Rate SDRAM (DDR-SDRAM) Graphics Double Data Rate SDRAM (GDDR-SDRAM) High Bandwidth Memory (HBM) 5 References Luis Tarrataca Chapter 5 - Internal Memory 3 / 106 Introduction Introduction Previous chapter discussed memory. This chapter presents: • semiconductor main memory subsystems. • ROM; • DRAM; • SRAM memories • error control techniques used to enhance memory reliability • more advanced DRAM architectures; Luis Tarrataca Chapter 5 - Internal Memory 4 / 106 Introduction But why do we need these types of memories? Any ideas? Luis Tarrataca Chapter 5 - Internal Memory 5 / 106 Introduction But why do we need these types of memories? Any ideas? • Remember these guys? Luis Tarrataca Chapter 5 - Internal Memory 6 / 106 Introduction But why do we need these types of memories? Any ideas? • Remember these guys? • Serial memory takes different lengths of time to access information: • depends on where the desired location is relative to the current position; Luis Tarrataca Chapter 5 - Internal Memory 7 / 106 Semiconductor Main Memory Semiconductor
    [Show full text]
  • Displays, Memory and Storage Selector Guide
    DRAM FLASH - SSD FLASH MCP STORAGE DISPLAYS PRODUCT SELECTION DISPLAYS, MEMORY AND STORAGE GUIDE 1H 2017 CONTACTS Samsung Semiconductor, Inc. Samsung continues to lead the industry with the broadest portfolio of memory products and display technology. Its DRAM, flash, mobile and graphics memory are found in many computers — from ultrabooks to powerful servers — and in a wide range of handheld devices such as smartphones and tablets. Samsung is also a leader in display panels for smartphones, TVs and monitors and public information displays. In addition, Samsung provides the industry’s widest line of storage products from the consumer to enterprise levels. These include flash storage, such as Solid State Drives, and a range of embedded flash storage products. Markets DRAM SSD FLASH ASIC LOGIC LCD/OLED MOBILE/WIRELESS NOTEBOOK PCs/ ULTRABOOKS™ DESKTOP PCs/ WORKSTATIONS SERVERS NETWORKING/ COMMUNICATIONS CONSUMER ELECTRONICS www.samsung.com/us/samsungsemiconductor TABLE OF CONTENTS DRAM DRAM PAGES 4–13 samsung.com/dram • DDR4 SDRAM • Graphics DRAM • DDR3 SDRAM • Mobile DRAM • DDR2 SDRAM • Ordering Info FLASH - SSD PAGES 14–15 samsung.com/flash • eMMC • Solid State Drives (SSD) • Universal Flash Storage (UFS) MULTI-CHIP PACKAGES PAGES 16 samsung.com/mcp • eMMC + LPDDR2 • eMMC + LPDDR3 STorAGE PAGES 17–19 samsung.com/flash-ssd • Solid State Drives (SSD) DISPLAyS PAGES 20-21 samsungdisplay.com • Public Information Display (PID) • Indoor PID Product Classification • E-Board • SNB/UNB • Outdoor PID CONTACTS PAGES 22–23 samsung.com/semiconductor/sales-network
    [Show full text]