DOCSLIB.ORG

세미나 Vmebus, VXS, XMC, VPX

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
세미나 Vmebus, VXS, XMC, VPX 세미나 VMEBus, VXS, XMC, VPX 디에이큐시스템 2011. 07. 29 Tel)031-737-2018,9 www.daqsystem.com [email protected] 1 http://www.daqsystem.com 목 차 VITA Specification --- 3 Page VME Bus --- 4 ~ 20 Page VITA 41 “VXS” --- 21 ~ 25 Page VITA 42 “XMC” --- 26 ~ 29 Page VITA 46 “VPX” --- 30 ~ 37 Page 2 http://www.daqsystem.com VITA Specification VITA[vee-tuh] • VITA 1.0 VME64 Base • VITA 1.1 VME64x Extensions • VITA 17.2 10Gbit Serial FPDP • VITA 41.0 VXS : VME Switched Serial Base • VITA 41.1 VXS : Infiniband Protocol Layer • VITA 41.2 VXS : Serial RapidIO Protocol Layer • VITA 41.4 VXS : PCI Express Protocol Layer • VITA 42.0 XMC : Switched Mezzanine Card Base • VITA 42.3 XMC : PCI Express Protocol Layer • VITA 46 VPX : Base • VITA 48 VPX REDI :Enhanced Ruggedized Design Implementation Mechanical Base • VITA 65 OpenVPX : Architectural Framework for VPX 3 http://www.daqsystem.com VME Bus 컴퓨터 버스 표준이다. 1979년대 후반에 모토로라가 칩을 개발하면서 공개한 Versa 버스를 유럽의 전자업체에 의해 재탄생. Versa Module Eurocard Bus의 시작 후 많은 업체들이 사용. IEEE 위원회에서 공식적으로 표준화. 산업체, 상업적, 군사적으로 널리 사용 연도 최대속도 (Mbyte/초) VME Bus32 1981 40 VMEbus IEEE -1014 1987 40 VME64 1994 80 VME64x 1997 160 VME320 1997 320 4 http://www.daqsystem.com VME Bus 5 http://www.daqsystem.com VME Bus Structures 1 6 http://www.daqsystem.com VME Bus Structures 2 7 http://www.daqsystem.com VME Signals Signal Name Description Signal Name Description A01-A31 Address Bus DTACK* Data Acknowledge ACFAIL* AC Power failure IACK* Interrupt Ack. AM0-AM5 Address Modifier IACKIN* Interrupt Ack. AS* Address Strobe IACKOUT* Interrupt Ack. BBSY* Bus Busy IRQ1*-IRQ7* Interrupt Request BCLR* Bus Clear LWORD* LongWord BERR* Bus Error SERCLK Serial Clock BG0IN*-BG3IN* Bus Grant SERDAT* Serial Data In/Out(daisy-chain) BG0OUT*-BG3OUT* SYSCLK* System Clock BR0*-BR3* Bus Request SYSFAIL* System Failure D00-D31 Data Bus SYSRESET* System Reset DS0*-DS1* Data Stribe WRITE* Write 분홍색 : Data Transfer Signals 빨간색 : Arbitration Signals 파란색 : Priority Interrupt Signals 보라색 : Utility Signals 8 http://www.daqsystem.com Address Bus • AM(Address Modifier)로 4비트(not used), 8비트(거의 사용안하나 특수영역에서 사용), 16비트, 24비트, 32비트, 64 address 결정 9 http://www.daqsystem.com Data Bus • Two Data Strobe[DS1..DS0], Address bit[A02..A01] 과 LWORD를 사용하여 Data Bus Width을 결정 10 http://www.daqsystem.com Bus Timing 1 • Address Timing Data Timing 11 http://www.daqsystem.com • Address/Data Timing Block Transfer Timing 12 http://www.daqsystem.com Arbitration Bus • VME Arbitration 방법 ① 우선 순위 방식 --- BR3*>BR2*>BR1*>BR0* ② Round-robin 방식 --- BR3*>BR2*>BR1*>BR0*>BR3* ③ VMEbus 릴리스 방식 --- RWD(Release When Done) 요청기사용 ④ ROR(Release on Request) ⑤ 우선 Interrupt Bus Lines 13 http://www.daqsystem.com VME Product 구조 14 http://www.daqsystem.com Pin Assign (P1/J1, P2/J2) 15 http://www.daqsystem.com P0 Pin Assign(VME64*) 16 http://www.daqsystem.com Board Size 1 17 http://www.daqsystem.com Board Size 2 18 http://www.daqsystem.com Rack System • 21 Slot 6U for 19” racks • 다양한 Power Supply (5V, +/- 12V, 3.3V, 48V) • Termination --- backplane 종단으로부터의 reflection 감소, Open-collector driver에 pull-up 저항을 달아 신호 라인을 high state로 유지 • Dasiy Chain --- Ring Toplology : Loop connection back from the last device • to the first • 19 http://www.daqsystem.com Back Planes VME64x VITA41 VITA46 20 http://www.daqsystem.com VME64x, V41, V46.1 Pin-out 21 http://www.daqsystem.com VITA 41 “VXS” – VITA 41.0 base standard • Completed, drawings being updated • Defines physical features that enable high-speed communication in a VME compatible system – Protocol mappings • VITA 41.1 Infiniband; completed • VITA 41.2 Serial RapidIO®; completed • VITA 41.3 Ethernet; in process • VITA 41.4 PCI Express; in process • VITA 41.11 RTM (Rear Transition Module); in process 22 http://www.daqsystem.com VITA 41 “VXS” • Replace existing P0 with Multi-Gig RT2 7-Row • Add switch slots using all Multi-Gig RT2 9-Row • Upside – Backward compatibility with P1, P2 DIN connectors • Downside – Not compatible with boards using existing P0 2mm connector – Limited number of high-speed pins in new P0 Multi-Gig connector – Connectors not 2-level maintenance ready – 3U format does not benefit from new P0 connector thus no allowance for high-speed signaling upgrades 23 http://www.daqsystem.com Multiple high-speed differential signaling • 6U VME64 카드에 P0 connector 추가 24 http://www.daqsystem.com P0 Sample(Serial RapidIO) 25 http://www.daqsystem.com VITA 42 “XMC” – VITA 42.0 base standard • A high-speed switched interconnect • Open, standardized technologies for switche fabrics • Standard PMC form factors • PMC, XMC, or dual-mode mezzanine cards • PMC, XMC, or dual-mode carriers • Standard VME, CompactPCI, Advanced TCA, and PCI Express carriers • Standard PCM stacking heights • Optional conduction cooling – Protocol mappings • VITA 42.1 Parallel RapidIO; completed • VITA 42.2 Serial RapidIO; completed • VITA 42.3 PCI Express; completed • VITA 42.10 general purpose I/O; in process 26 http://www.daqsystem.com XMC P15 Primary XMC Connector(19x6, 114pins) • 20 different high-speed pairs • I2C, JTAG, reset • System Management • 3.3V Power : 4 pins, 1A/pin, 13.2W • Variable Power : 8 pins, 1A/pin P16 Secondary XMC Connector(19x6, 114pins) • 20 high-speed different pairs • 38 user-defined pins for I/O • Mapping for PCI Express 27 http://www.daqsystem.com PMC • Four 64pins, 10mm • Pn1(Pn0)-Pn2(Pn4) : Provides 32bit PCI (132MByte/s) • Pn3 : Allows 64bit PCI(264MByte/s) • Pn4: Provides for 64bits User Defined I/O 28 http://www.daqsystem.com PMC 29 http://www.daqsystem.com VITA 46 “AMF” – VITA 46.0 base standard • Commonly known as VPX • Defines new high-speed connectors in part to carry mapping for popular switched sewrial fabrics including Gigabit Ethernet, PCI Express, Serial RapidIO, InfiniBand, and Aurora. • Power envelop including a 48V and cooling methods – Protocol mappings • VITA 46.1 Parallel VME; completed • VITA 46.2 Parallel cPCI; planned • VITA 46.3 Serial RapidIO; planned • VITA 46.4 PCI Express; planned • VITA 46.5 HyperTransport™; planned • VITA 46.x RTM (Rear Transition Module); planned 30 http://www.daqsystem.com VIAT46 Standards Hierarchy 31 http://www.daqsystem.com VITA 46 “AMF” • Replace all connectors with Multi-Gig RT2 7-Row • No switch card required – Enough pins are available to build large, rich topologies without one • Upside – Enough high-speed pins (192 pairs) for switch fabric and large I/O counts – Backward VME compatibility in some slots with VME on new connector – Includes a 3U version, with high-speed serial I/O and fabric – 2-level maintenance ESD ready connector system • Downside – Not compatible with existing boards at slot level; No DINs for P1 & P2 – Backward VME compatibility in some slots with VME on new connector 32 http://www.daqsystem.com VPX – 3U 33 http://www.daqsystem.com VPX – 6U 34 http://www.daqsystem.com VPX Connector 35 http://www.daqsystem.com Pin Assign 36 http://www.daqsystem.com VPX --- Defined by the VITA(VME International Trade Association) working group --- Provides VMEbus-based systems --- Retains VME’s existing 3U and 6U form factors --- Supporting PCI mezzanine card and XMC mezzanines --- Maintaining the maximum possible compatibility with VME bus --- Growing significance of high speed serial switched fabric interconnects such as PCI Express, RapidIO, Infiniband and 10 Gigabit Ethernet --- Gives the large existing base of VMEbus users access to these switched fabrics --- Provide the implementation of multiprocessing systems that require the fastest possible communications between multiple processors --- 7-row high speed connector rated up to 6.25Gbps 37 http://www.daqsystem.com The End 감사합니다. 38 http://www.daqsystem.com.
Load more

Recommended publications
  • (12) United States Patent (10) Patent No.: US 7,676,600 B2 Davies Et Al
    USOO7676600B2 (12) United States Patent (10) Patent No.: US 7,676,600 B2 Davies et al. (45) Date of Patent: Mar. 9, 2010 (54) NETWORK, STORAGE APPLIANCE, AND 4,245,344 A 1/1981 Richter METHOD FOR EXTERNALIZING AN INTERNAL AO LINK BETWEEN A SERVER AND A STORAGE CONTROLLER (Continued) INTEGRATED WITHIN THE STORAGE APPLIANCE CHASSIS FOREIGN PATENT DOCUMENTS (75) Inventors: Ian Robert Davies, Longmont, CO WO WOO21 O1573 12/2002 (US); George Alexander Kalwitz, Mead, CO (US); Victor Key Pecone, Lyons, CO (US) (Continued) (73) Assignee: Dot Hill Systems Corporation, OTHER PUBLICATIONS Longmont, CO (US) Williams, Al. “Programmable Logic & Hardware.” Dr. Dobb's Jour nal. Published May 1, 2003, downloaded from http://www.dd.com/ (*) Notice: Subject to any disclaimer, the term of this architect 184405342. pp. 1-7. patent is extended or adjusted under 35 U.S.C. 154(b) by 1546 days. (Continued) Primary Examiner Hassan Phillips (21) Appl. No.: 10/830,876 Assistant Examiner—Adam Cooney (22) Filed: Apr. 23, 2004 (74) Attorney, Agent, or Firm—Thomas J. Lavan: E. Alan pr. A5, Davis (65) Prior Publication Data (57) ABSTRACT US 2005/0027751A1 Feb. 3, 2005 Related U.S. Application Data A network Storage appliance is disclosed. The storage appli (60) Provisional application No. 60/473,355, filed on Apr. ance includes a port combiner that provides data COU1 23, 2003, provisional application No. 60/554,052, cation between at least first, second, and third I/O ports; a filed on Mar. 17, 2004. storage controller that controls storage devices and includes s the first I/O port; a server having the second I/O port; and an (51) Int.
    [Show full text]
  • Making the Switch to Rapidio
    QNX Software Systems Ltd. 175 Terence Matthews Crescent Ottawa, Ontario, Canada, K2M 1W8 Voice: +1 613 591-0931 1 800 676-0566 Fax: +1 613 591-3579 Email: [email protected] Web: www.qnx.com Making the Switch to RapidIO Using a Message-passing Microkernel OS to Realize the Full Potential of the RapidIO Interconnect Paul N. Leroux Technology Analyst QNX Software Systems Ltd. [email protected] Introduction Manufacturers of networking equipment have hit a bottleneck. On the one hand, they can now move traffic from one network element to another at phenomenal speeds, using line cards that transmit data at 10 Gigabits per second or higher. But, once inside the box, data moves between boards, processors, and peripherals at a much slower clip: typically a few hundred megabits per second. To break this bottleneck, equipment manufacturers are seeking a new, high-speed — and broadly supported — interconnect. In fact, many have already set their sights on RapidIO, an open-standard interconnect developed by the RapidIO Trade Association and designed for both chip-to-chip and board-to-board communications. Why RapidIO? Because it offers low latency and extremely high bandwidth, as well as a low pin count and a small silicon footprint — a RapidIO interface can easily fit Making the Switch to RapidIO into the corner of a processor, FPGA, or ASIC. Locked Out by Default: The RapidIO is also transparent to software, allowing Problem with Conventional any type of data protocol to run over the intercon- Software Architectures nect. And, last but not least, RapidIO addresses the demand for reliability by offering built-in While RapidIO provides a hardware bus that is error recovery mechanisms and a point-to-point both fast and reliable, system designers must find or architecture that helps eliminate single points develop software that can fully realize the benefits of failure.
    [Show full text]
  • Protocol Analyzer
    Protocol Analyzer TPI4000 Series Datasheet Features & Benefits Multiple Protocols and Test Functions in a Single Instrument User-customizable and Configurable Protocol Database Simultaneous Analysis, Generation, and Statistics True 100% Line Rate Traffic Capture and Optional Traffic Generation Time-correlated Views and Triggers across Every Port and Protocol “Drag and Drop” Ease of Use for Triggering and Filtering Bit-level Control of Generated Traffic Actual Statistics (Total Population, not Sampling) Applications Protocol Compliance Stress Testing Communication Compatibility Performance Optimization Interoperability Testing Datasheet One Instrument – Multiple Functions Meet Your Performance Requirements The TPI4000 Series provides multiple test functionality within a single piece At speeds up to 10 Gb/s, test at full line rate to ensure your design hits its of hardware making it the most versatile serial tester on the market. performance requirements. A single TPI4000 protocol analyzer can handle: TheUltimateHigh-speed Serial Test and Protocol Analysis: Guaranteed 100% full line rate capture Debug Platform Multiple Protocols: Support for Ethernet, Fibre Channel, Serial RapidIO, Serial FDPD, Avionics Full-duplex Switched Ethernet (AFDX), and others Reduce Time to Market with Faster Analysis and Debug including custom protocols The nature of serial debug is that you may have problems that show up Traffic Generation: Test your device with good and bad protocol data only after days or weeks of testing. These types of problems are hard Impairment Testing: Introduce extreme delay conditions into your system to simulate or capture. However, with the TPI4000 Series’ advanced to see debugging functions, including state-of-the-art triggering and filtering, you Bit Error Rate Testing: Detect errors that exceed 10–12 can find even the most obscure problems fast.
    [Show full text]
  • VME, Gig-E, Serial Rapidio (Srio) Or PCI Express (Pcie) CONTROL
    Model 67C3 6U, OpenVPX, MULTI-FUNCTION I/O CARD VME, Gig-E, Serial RapidIO (sRIO) or PCI Express (PCIe) CONTROL A/D, D/A, Discrete/TTL/CMOS/Differential I/O, RTD, Synchro/Resolver/LVDT/RVDT Measurement and Simulation, Encoder/Counter ARINC 429/575, RS-422/485/232, MIL-STD-1553, CANbus FEATURES Multiple functions on a single slot 6U OpenVPX card OpenVPX Slot Profile: SLT6-BRG-4F1V2T-10.5.1 User can specify up to six different function modules Automatic background BIT testing continually checks and reports the health of each channel Control via VME or Dual Gig-E interfaces PCIe (x1) options or sRIO (1x) Front and/or Rear I/O Conduction or Convection cooled versions Commercial and Rugged applications Software Support Kit and Drivers are available Front I/O GigE Front I/O DESCRIPTION The 67C3 is a single slot 6U OpenVPX Function Function Function Function Function Function (0.8” pitch) multi-function I/O and serial Module Module Module Module Module Module # 1 # 2 # 3 # 4 # 5 # 6 communications card. With VME, Gigabit Ethernet (Gig- E) and High Speed sRIO or PCIe control interface Module Module Module Module Module Module resources resources resources resources resources resources selections, users can confidently choose to take advantage of the OpenVPX form-factor offering higher speed switched fabric communication options. Inter Module Bus The motherboard contains six independent module slots, each of which can be populated with a function- specific module, and can now be controlled by the VME, Optional Board Resources Reference Gig-E and sRIO or PCIe. This enhanced motherboard, Generator using multiple DSPs, allows for higher processing power and dedicated control for each module.
    [Show full text]
  • Rapidio™: an Embedded System Component Network Architecture
    February 22, 2000 RapidIOª: An Embedded System Component Network Architecture Architecture and Systems Platforms Motorola Semiconductor Product Sector 7700 West Parmer Lane, MS: PL30 Austin, TX 78729 Abstract This paper describes RapidIO, a high performance low pin count packet switched sys- tem level interconnect architecture. The interconnect architecture is intended to be an open standard which addresses the needs of a variety of applications from embedded infrastructure to desktop computing. Applications include interconnecting microproces- sors, memory, and memory mapped I/O devices in networking equipment, storage sub- systems, and general purpose computing platforms. This interconnect is intended primarily as an intra-system interface, allowing chip to chip and board to board com- munications at giga-byte per second performance levels. Supported programming mod- els include globally shared distributed memory and message-passing. In its simplest form, the interface can be implemented in an FPGA end point. The interconnect archi- tecture deÞnes a protocol independent of a physical implementation. The physical fea- tures of an implementation utilizing the interconnect are deÞned by the requirements of the implementation, such as I/O signalling levels, interconnect topology, physical layer protocol, error detection, etc. The interconnect is deÞned as a layered architecture which allows scalability and future enhancements while maintaining compatibility. 1 of 25 Introduction 1 Introduction Computer and embedded system development continues to be burdened by divergent requirements. On one hand the performance must increase at a nearly logarithmic rate, while on the other hand system cost must stay the same or decrease. Several applica- tions, such as those found in telecommunications infrastructure equipment, are also bur- dened with increasing capabilities while decreasing the board size and ultimately the ßoor space which equipment occupies.
    [Show full text]
  • Abkürzungs-Liste ABKLEX
    Abkürzungs-Liste ABKLEX (Informatik, Telekommunikation) W. Alex 1. Juli 2021 Karlsruhe Copyright W. Alex, Karlsruhe, 1994 – 2018. Die Liste darf unentgeltlich benutzt und weitergegeben werden. The list may be used or copied free of any charge. Original Point of Distribution: http://www.abklex.de/abklex/ An authorized Czechian version is published on: http://www.sochorek.cz/archiv/slovniky/abklex.htm Author’s Email address: [email protected] 2 Kapitel 1 Abkürzungen Gehen wir von 30 Zeichen aus, aus denen Abkürzungen gebildet werden, und nehmen wir eine größte Länge von 5 Zeichen an, so lassen sich 25.137.930 verschiedene Abkür- zungen bilden (Kombinationen mit Wiederholung und Berücksichtigung der Reihenfol- ge). Es folgt eine Auswahl von rund 16000 Abkürzungen aus den Bereichen Informatik und Telekommunikation. Die Abkürzungen werden hier durchgehend groß geschrieben, Akzente, Bindestriche und dergleichen wurden weggelassen. Einige Abkürzungen sind geschützte Namen; diese sind nicht gekennzeichnet. Die Liste beschreibt nur den Ge- brauch, sie legt nicht eine Definition fest. 100GE 100 GBit/s Ethernet 16CIF 16 times Common Intermediate Format (Picture Format) 16QAM 16-state Quadrature Amplitude Modulation 1GFC 1 Gigabaud Fiber Channel (2, 4, 8, 10, 20GFC) 1GL 1st Generation Language (Maschinencode) 1TBS One True Brace Style (C) 1TR6 (ISDN-Protokoll D-Kanal, national) 247 24/7: 24 hours per day, 7 days per week 2D 2-dimensional 2FA Zwei-Faktor-Authentifizierung 2GL 2nd Generation Language (Assembler) 2L8 Too Late (Slang) 2MS Strukturierte
    [Show full text]
  • Optimizing Radar and Advanced Sensor Functions with Fpgas
    White Paper Optimizing Radar and Advanced Sensors Functions With FPGAs Introduction Modern warfare in urban and coastal environments depends heavily upon situational awareness. Soldiers in the air, at sea, and on the ground need to understand the environment around them and identify threats as early as possible. State-of-the-art military sensors have unprecedented requirements in the volume of environmental data to be measured and processed. To handle this data and provide “actionable intelligence” to the soldier as soon as possible, sensor system logic requires optimized combinations of logic and digital signal processing (DSP) density, high-speed transceivers, power-versus-performance design flexibility, and high-assurance design flow to meet end-user requirements. As shown in Figure 1, radar systems are used in many different platform sizes, both military and non-military. As more of these systems adopt array and conformal array technologies, the digital logic requirements of these systems will increase, and need to fit into smaller components and boards. Figure 1. Radar Applications Altera’s simple and reliable tool flow, intellectual property (IP) library, and power efficient logic devices are highly advantageous to designers in the military-focused advanced sensor market. Convergence of Military Electronics Systems Military systems and vehicles traditionally have housed many separate electronic subsystems. Among the most sophisticated of these are targeting radar, surveillance radar, electronic warfare and countermeasures, imaging, and radio communications equipment. As shown in Figure 2, these functions have been converging in many military systems, utilizing multi-mode active electronically scanned arrays (AESA). This increases the digital- and state-logic requirements of the system significantly, and demands industry responses with more sophisticated fixed and programmable logic devices (PLDs).
    [Show full text]
  • MVME3100 Single Board Computer Installation and Use P/N: 6806800M28H September 2019
    MVME3100 Single Board Computer Installation and Use P/N: 6806800M28H September 2019 © 2019 SMART Embedded Computing™, Inc. All Rights Reserved. Trademarks The stylized "S" and "SMART" is a registered trademark of SMART Modular Technologies, Inc. and “SMART Embedded Computing” and the SMART Embedded Computing logo are trademarks of SMART Modular Technologies, Inc. All other names and logos referred to are trade names, trademarks, or registered trademarks of their respective owners. These materials are provided by SMART Embedded Computing as a service to its customers and may be used for informational purposes only. Disclaimer* SMART Embedded Computing (SMART EC) assumes no responsibility for errors or omissions in these materials. These materials are provided "AS IS" without warranty of any kind, either expressed or implied, including but not limited to, the implied warranties of merchantability, fitness for a particular purpose, or non-infringement. SMART EC further does not warrant the accuracy or completeness of the information, text, graphics, links or other items contained within these materials. SMART EC shall not be liable for any special, indirect, incidental, or consequential damages, including without limitation, lost revenues or lost profits, which may result from the use of these materials. SMART EC may make changes to these materials, or to the products described therein, at any time without notice. SMART EC makes no commitment to update the information contained within these materials. Electronic versions of this material may be read online, downloaded for personal use, or referenced in another document as a URL to a SMART EC website. The text itself may not be published commercially in print or electronic form, edited, translated, or otherwise altered without the permission of SMART EC.
    [Show full text]
  • MCP750HA Compactpci Single Board Computer Installation And
    MCP750HA Hot Swap CompactPCI Single Board Computer Installation and Use MCP750HA/IH3 December 2000 © Copyright 2000 Motorola, Inc. All rights reserved. Printed in the United States of America. Motorola® and the Motorola symbol are registered trademarks of Motorola, Inc. PowerPC™ is a trademark of IBM Corporation, and is used by Motorola, Inc. under license from IBM Corporation. CompactPCI is a registered trademark of PCI Industrial Computer Manufacturers Group. All other products mentioned in this document are trademarks or registered trademarks of their respective holders. Safety Summary The following general safety precautions must be observed during all phases of operation, service, and repair of this equipment. Failure to comply with these precautions or with specific warnings elsewhere in this manual could result in personal injury or damage to the equipment. The safety precautions listed below represent warnings of certain dangers of which Motorola is aware. You, as the user of the product, should follow these warnings and all other safety precautions necessary for the safe operation of the equipment in your operating environment. Ground the Instrument. To minimize shock hazard, the equipment chassis and enclosure must be connected to an electrical ground. If the equipment is supplied with a three-conductor AC power cable, the power cable must be plugged into an approved three-contact electrical outlet, with the grounding wire (green/yellow) reliably connected to an electrical ground (safety ground) at the power outlet. The power jack and mating plug of the power cable meet International Electrotechnical Commission (IEC) safety standards and local electrical regulatory codes. Do Not Operate in an Explosive Atmosphere.
    [Show full text]
  • CPCI 2404 PICMG PDF#82988.Indd
    PMC XMCs: The popular PMC adds a fabric interface By Andy Reddig and Greg Novak raditional PMC modules have been the de facto standard for adding I/O expansion capability to Tembedded systems. The recently adopted standard for Processor PMCs enables the expansion of PMC module functionality to include processing as well as streaming I/O. As embedded systems transition from legacy parallel buses to high-speed switched serial fabrics, mezzanines are keeping pace through the XMC standard for switched fabric mezzanine cards. These new fabric-enabled mezzanine cards will allow the popular PMC form factor to continue its evolution, supporting the next generation of embedded systems with scalable, modular I/O and processing modules. Introduction VITA 39 added PCI-X capability to PMC modules. As perfor- The original PCI Mezzanine Card (PMC) standard emerged mance requirements continue to rise, traditional bus-based prod- about 10 years ago as an outgrowth of PCI Local Bus popularity. ucts will be supplanted by switched fabric architectures using With the wide availability of PCI silicon, PCI became the most open standards such as RapidIO, PCI Express, or Infiniband. The cost-effective way of implementing modular I/O, but the tradi- XMC standard supports migration of legacy PMC modules to tional PCI card did not suit the embedded marketʼs packaging or switched fabrics while maintaining backward compatibility with environmental requirements. The PMC standard repackaged the existing PMC modules and carriers. PCI electrical interface into a compact mechanical form factor, providing a low profile, rugged version of PCI that could facili- The XMC standards committee started with the PMC standard tate I/O expansion in VME and CompactPCI systems.
    [Show full text]
  • Analysis and Optimisation of Communication Links for Signal Processing Applications
    Analysis and Optimisation of Communication Links for Signal Processing Applications ANDREAS ÖDLING Examensarbete inom elektronik- och datorsystem, avancerad nivå, 30 hp Degree Project, in Electronic- and Computer Systems, second level School of Information and Communication Technology, ICT Royal Institute of Technology, KTH Supervisor: Johnny Öberg Examiner: Ingo Sander Stockholm, November 12, 2012 TRITA-ICT-EX-2012:287 Abstract There are lots of communication links and standards cur- rently being employed to build systems today. These meth- ods are in many way standardised, but far from everyone of them are. The trick is to select the communication method that best suit your needs. Also there is currently a trend that things have to be cheaper and have shorter time to market. That leads to more Component Off The Shelf (COTS) systems being build using commodity components. As one part of this work, Gigabit Ethernet is evaluated as a COTS-solution to building large, high-end systems. The computers used are running Windows and the pro- tocol used over Ethernet will be both TCP and UDP. In this work an attempt is also made to evaluate one of the non-standard protocols, the Link Port protocol for the TigerSHARC 20X-series, which is a narrow-bus, double- data-rate protocol, able to provide multi-gigabit-per-second performance. The studies have shown lots of interesting things, e.g. that using a standard desktop computer and network card, the theoretical throughput of TCP over Gigabit Ethernet can almost be met, reaching well over 900 Mbps. UDP performance gives on the other hand birth to a series of new questions about how to achieve good performance in a Windows environment, since it is constantly outperformed by the TCP connections.
    [Show full text]
  • FP6 OPTICON Final Report
    Final Report OPTICON Optical Infrared Co-ordination Network for Astronomy Integrating Activity implemented as Integrated Infrastructure Initiative Contract number: RII3-CT-2004-001566 Project Co-ordinator: Professor Gerard Gilmore, The Chancellor, Masters and Scholars of the University of Cambridge. Project website: www.astro-opticon.org Project Duration: 60 months from 01-01-2004 to 31-12-2008 Project funded by the European Community under the “Structuring the European Research Area” Specific Programme Research Infrastructures action Table of contents A. ACTIVITY REPORT ........................................................................................................................................ 3 1. PROGRESS REPORT..................................................................................................................................... 4 2. LIST OF DELIVERABLES.......................................................................................................................... 114 B. MANAGEMENT REPORT (FINANCIAL INFORMATION)..................................................................... 127 1. SUMMARY FINANCIAL REPORT ................................................................................................... 128 A. ACTIVITY REPORT 1. FINAL REPORT 1.1 SUMMARY OF THE ACTIVITIES AND MAJOR ACHIEVEMENTS 1.2 MANAGEMENT ACTIVITY 1.3 NETWORKING ACTIVITIES (OTHER THAN MANAGEMENT) 1.3.1 NA2: COORDINATION AND INTEGRATION OF ENO FACILITIES 1.3.2 NA3: STRUCTURING EUROPEAN ASTRONOMY 1.3.3 NA4: MECHANISMS FOR SYNERGY
    [Show full text]