Topics in IRIX® Programming

Total Page:16

File Type:pdf, Size:1020Kb

Topics in IRIX® Programming Topics in IRIX® Programming Document Number 007-2478-010 CONTRIBUTORS Written by David Cortesi based on previous versions by Arthur Evans, Wendy Ferguson, and Jed Hartman; updated by Susan Thomas, Julie Boney, and Steven Levine Production by Karen Jacobson Engineering contributions by Ivan Bach, Greg Boyd, Joe CaraDonna, Srinivas Lingutla, Bill Mannell, Paul Mielke, Huy Nguyen, James Pitcairne-Hill, Paul Roy, Jonathan Thompson, and Ira Pramanick © 1996 - 2004, Silicon Graphics, Inc. All rights reserved; provided portions may be copyright in third parties, as indicated elsewhere herein. No permission is granted to copy, distribute, or create derivative works from the contents of this electronic documentation in any manner, in whole or in part, without the prior written permission of Silicon Graphics, Inc. LIMITED RIGHTS LEGEND The electronic (software) version of this document was developed at private expense; if acquired under an agreement with the USA government or any contractor thereto, it is acquired as "commercial computer software" subject to the provisions of its applicable license agreement, as specified in (a) 48 CFR 12.212 of the FAR; or, if acquired for Department of Defense units, (b) 48 CFR 227-7202 of the DoD FAR Supplement; or sections succeeding thereto. Contractor/manufacturer is Silicon Graphics, Inc., 1500 Crittenden Lane, Mountain View, CA 94043-1351. Silicon Graphics, CHALLENGE, Indy, IRIS, IRIX, Onyx, and OpenGL are registered trademarks and SGI, the SGI logo, Developer Magic, Impressario, Indigo2, IRIS Inventor, IRIS GL, IRIS IM, IRIS Insight, IRIS POWER C, IRIS Showcase, IRIS Performer, O2, OCTANE, Onyx2, Origin200, Origin2000, POWER CHALLENGE, POWER CHALLENGEarray, POWER Series, REACT, and XFS are trademarks of Silicon Graphics, Inc., in the United States and/or other countries worldwide. Cray is a registered trademark and CRAY T3E and CrayLink are trademarks of Cray Inc. MIPS, R4000, and R8000 are registered trademarks and MIPSpro and R10000 are trademarks of MIPS Technologies, Inc. Ada is a registered trademark of Ada Joint Program Office, U.S. Government. AT&T is a trademark of AT&T, Inc. NFS is a registered trademark of Sun Microsystems, Inc. OSF/Motif is a trademark of Open Software Foundation, Inc. POSIX is a registered trademark of the Institute of Electrical and Electronic Engineers, Inc. (IEEE). PostScript and Display Postscript are registered trademarks of Adobe Systems, Inc. Speedo is a trademark of Bitstream, Inc. UNIX is a registered trademark in the United States and other countries, licensed exclusively through X/Open Company, Ltd. X Window System is a trademark of X Consortium, Inc. Topics in IRIX® Programming Document Number 007-2478-010 Contents List of Examples xxv List of Figures xxvii List of Tables xxix About This Manual xxxiii What This Manual Contains xxxiii What You Should Know Before Reading This Manual xxxiv Other Useful References xxxiv Obtaining Manuals xxxv Conventions Used in This Manual xxxv Reader Comments xxxvi 1. Process Address Space 3 Defining the Address Space 3 Address Space Boundaries 4 Page Numbers and Offsets 5 Address Definition 5 Address Space Limits 6 Delayed and Immediate Space Definition 7 Page Validation 9 Read-Only Pages 10 Copy-on-Write Pages 10 Interrogating the Memory System 11 iii Contents Mapping Segments of Memory 12 Segment Mapping Function mmap() 12 Describing the Mapped Object 13 Describing the New Segment 13 Mapping a File for I/O 15 Mapped File Sizes 16 Apparent Process Size 16 Mapping Portions of a File 17 File Permissions 17 NFS Considerations 17 File Integrity 18 Mapping a File for Shared Memory 19 Mapping a Segment of Zeros 19 Mapping Physical Memory 20 Mapping Kernel Virtual Memory 20 Mapping a VME Device 20 Choosing a Segment Address 21 Segments at Fixed Offsets 21 Segments at a Fixed Address 22 iv Contents Locking and Unlocking Pages in Memory 23 Memory Locking Functions 24 Locking Program Text and Data 24 Locking Mapped Segments 25 Locking Mapped Files 26 Unlocking Memory 27 Additional Memory Features 27 Changing Memory Protection 28 Synchronizing the Backing Store 28 Releasing Unneeded Pages 29 Using Origin2000 Nonuniform Memory 29 About Origin Hardware 30 Basic Building Blocks 30 Uniform Addressing 30 Cache Coherency 31 Cache Coherency in CHALLENGE Systems 32 Cache Coherency in Origin Systems 32 About CC-NUMA Performance Issues 33 About Default Memory Location 33 About Large Memory Use 34 About Multithreaded Memory Use 34 Dealing With Cache Contention 34 Detecting Cache Contention 35 Correcting Cache Contention Problems 36 Getting Optimum Memory Placement 38 Detecting Memory Placement Problems 38 Programming Desired Memory Placement 39 Using Compiler Directives for Memory Placement 39 Taking Advantage of First-Touch Allocation 40 Using Round-Robin Allocation 41 Using Dynamic Page Migration 41 Using Explicit Memory Placement 42 v Contents 2. Interprocess Communication 45 Types of Interprocess Communication Available 46 Using POSIX IPC 48 POSIX IPC Name Space 48 Using IRIX IPC 49 Using System V IPC 49 SVR4 IPC Name Space 50 Configuring the IPC Name Space 50 Listing and Removing Persistent Objects 50 Access Permissions 51 Choosing and Communicating Key Values 51 Using ID Numbers 51 Private Key Values 52 Using 4.2 BSD IPC 52 vi Contents 3. Sharing Memory Between Processes 53 Overview of Memory Sharing 53 Shared Memory Based on mmap() 54 Sharing Memory Between 32-Bit and 64-Bit Processes 54 POSIX Shared Memory Operations 55 Creating a Shared Object 55 Shared Object Pathname 56 Shared Object Open Flags 56 Shared Object Access Mode 56 Using the Shared Object File Descriptor 57 Using a Shared Object 57 Example Program 57 IRIX Shared Memory Arenas 61 Overview of Shared Arenas 61 Initializing Arena Attributes 61 Creating an Arena 63 Joining an Arena 63 Restricting Access to an Arena 64 Arena Access From Processes in a Share Group 64 Allocating in an Arena 65 Exchanging the First Datum 66 System V Shared Memory Functions 71 Creating or Finding a Shared Memory Segment 71 Attaching a Shared Segment 72 Managing a Shared Segment 72 Information About Shared Memory 73 Shared Memory Examples 73 Example of Creating a Shared Segment 73 Example of Attaching a Shared Segment 74 vii Contents 4. Mutual Exclusion 77 Overview of Mutual Exclusion 78 Test-and-Set Instructions 78 Locks 79 Semaphores 80 Condition Variables 81 Barriers 82 POSIX Facilities for Mutual Exclusion 82 Managing Unnamed Semaphores 83 Managing Named Semaphores 84 Creating a Named Semaphore 84 Closing and Removing a Named Semaphore 85 Using Semaphores 85 Using Mutexes and Condition Variables 86 IRIX Facilities for Mutual Exclusion 87 Using IRIX Semaphores 87 Creating Normal Semaphores 87 Creating Polled Semaphores 88 Operating on Semaphores 89 Using Locks 90 Creating and Managing Locks 90 Claiming and Releasing Locks 91 Using Barriers 92 Using Test-and-Set Functions 92 Using Test-and-Set 93 Using Compare-and-Swap 93 Using Compiler Intrinsics for Test-and-Set 95 Creating or Finding a Semaphore Set 97 Managing Semaphore Sets 98 Using Semaphore Sets 100 Example Programs 101 Example Uses of semget() 102 Example Uses of semctl() for Management 104 viii Contents Example Uses of semctl() for Query 106 Example Uses of semop() 108 Using the Examples 110 ix Contents 5. Signalling Events 113 Signals 113 Signal Numbers 114 Signal Implementations 116 Signal Blocking and Signal Masks 117 Multiple Signals 117 Signal Handling Policies 118 Default Handling 118 Ignoring Signals 118 Catching Signals 118 Synchronous Signal Handling 119 Signal Latency 119 Signals Under X-Windows 120 POSIX Signal Facility 120 Signal Masking 122 Using Synchronous Handling 122 Using Asynchronous Handling 123 System V Signal Facility 124 BSD Signal Facility 126 Timer Facilities 127 Timed Pauses and Schedule Cession 127 Time Data Structures 128 Time Signal Latency 128 How Timers Are Managed 129 POSIX Timers 129 Getting Program Execution Time 130 Creating Timestamps 131 Using Interval Timers 133 BSD Timers 134 Hardware Cycle Counter 135 6. Message Queues 137 Overview of Message Queues 138 Implementation Differences 138 x Contents Uses of Message Queues 140 POSIX Message Queues 140 Managing Message Queues 141 Creating a Message Queue 141 Opening an Existing Queue 142 Specifying Blocking or Nonblocking Access 142 Using Message Queues 143 Sending a Message 143 Receiving a Message 143 Using Asynchronous Notification 143 Example Programs 144 Example of mq_getattr() 145 Example of mq_open() 147 Example of mq_send() 149 Example of mq_receive() 152 System V Message Queues 155 Managing SVR4 Message Queues 155 Creating a Message Queue 155 Accessing an Existing Queue 156 Modifying a Message Queue 156 Removing a Message Queue 156 Using SVR4 Message Queues 157 Sending a Message 157 Receiving a Message 157 Example Programs 158 Example of msgget 160 Example of msgctl 163 Example of msgsnd 166 Example of msgrcv 169 xi Contents 7. File and Record Locking 175 Overview of File and Record Locking 176 Terminology 176 Record 176 Read (Shared) Lock 177 Write (Exclusive) Lock 177 Advisory Locking 177 Mandatory Locking 177 Lock Promotion and Demotion 178 Controlling File Access With File Permissions 178 Using Record Locking 179 Opening a File for Record Locking 179 Setting a File Lock 180 Whole-File Lock With fcntl() 181 Whole-File Lock With lockf() 182 Whole-File Lock With flock() 182 Setting and Removing Record Locks 183 Getting Lock Information 187 Deadlock Handling 190 Enforcing Mandatory Locking 190 xii Contents Record Locking Across Multiple Systems
Recommended publications
  • Using Restricted Transactional Memory to Build a Scalable In-Memory Database
    Using Restricted Transactional Memory to Build a Scalable In-Memory Database Zhaoguo Wang†, Hao Qian‡, Jinyang Li§, Haibo Chen‡ † School of Computer Science, Fudan University ‡ Institute of Parallel and Distributed Systems, Shanghai Jiao Tong University § Department of Computer Science, New York University Abstract However, the correctness of the resulting code is complex to reason about and relies on the processor’s (increasingly The recent availability of Intel Haswell processors marks the complex) memory model. transition of hardware transactional memory from research Recently, Intel has shipped its 4th-generation Haswell toys to mainstream reality. DBX is an in-memory database processor with support for Hardware Transactional Mem- that uses Intel’s restricted transactional memory (RTM) to ory [16]. This opens up a third possibility to scaling multi- achieve high performance and good scalability across multi- core software. Instead of relying on fine-grained locking core machines. The main limitation (and also key to practi- and atomic operations, one can synchronize using hardware cality) of RTM is its constrained working set size: an RTM transactions, which offer a programming model that is ar- region that reads or writes too much data will always be guably even more straightforward than mutual exclusion. aborted. The design of DBX addresses this challenge in sev- The promise is that the resulting implementation is much eral ways. First, DBX builds a database transaction layer on simpler and easier-to-understand while still retaining the top of an underlying shared-memory store. The two layers performance benefits of fine-grained locking. use separate RTM regions to synchronize shared memory Does hardware transactional memory actually deliver its access.
    [Show full text]
  • Using the GNU Compiler Collection (GCC)
    Using the GNU Compiler Collection (GCC) Using the GNU Compiler Collection by Richard M. Stallman and the GCC Developer Community Last updated 23 May 2004 for GCC 3.4.6 For GCC Version 3.4.6 Published by: GNU Press Website: www.gnupress.org a division of the General: [email protected] Free Software Foundation Orders: [email protected] 59 Temple Place Suite 330 Tel 617-542-5942 Boston, MA 02111-1307 USA Fax 617-542-2652 Last printed October 2003 for GCC 3.3.1. Printed copies are available for $45 each. Copyright c 1988, 1989, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004 Free Software Foundation, Inc. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with the Invariant Sections being \GNU General Public License" and \Funding Free Software", the Front-Cover texts being (a) (see below), and with the Back-Cover Texts being (b) (see below). A copy of the license is included in the section entitled \GNU Free Documentation License". (a) The FSF's Front-Cover Text is: A GNU Manual (b) The FSF's Back-Cover Text is: You have freedom to copy and modify this GNU Manual, like GNU software. Copies published by the Free Software Foundation raise funds for GNU development. i Short Contents Introduction ...................................... 1 1 Programming Languages Supported by GCC ............ 3 2 Language Standards Supported by GCC ............... 5 3 GCC Command Options .........................
    [Show full text]
  • Ebook - Informations About Operating Systems Version: August 15, 2006 | Download
    eBook - Informations about Operating Systems Version: August 15, 2006 | Download: www.operating-system.org AIX Internet: AIX AmigaOS Internet: AmigaOS AtheOS Internet: AtheOS BeIA Internet: BeIA BeOS Internet: BeOS BSDi Internet: BSDi CP/M Internet: CP/M Darwin Internet: Darwin EPOC Internet: EPOC FreeBSD Internet: FreeBSD HP-UX Internet: HP-UX Hurd Internet: Hurd Inferno Internet: Inferno IRIX Internet: IRIX JavaOS Internet: JavaOS LFS Internet: LFS Linspire Internet: Linspire Linux Internet: Linux MacOS Internet: MacOS Minix Internet: Minix MorphOS Internet: MorphOS MS-DOS Internet: MS-DOS MVS Internet: MVS NetBSD Internet: NetBSD NetWare Internet: NetWare Newdeal Internet: Newdeal NEXTSTEP Internet: NEXTSTEP OpenBSD Internet: OpenBSD OS/2 Internet: OS/2 Further operating systems Internet: Further operating systems PalmOS Internet: PalmOS Plan9 Internet: Plan9 QNX Internet: QNX RiscOS Internet: RiscOS Solaris Internet: Solaris SuSE Linux Internet: SuSE Linux Unicos Internet: Unicos Unix Internet: Unix Unixware Internet: Unixware Windows 2000 Internet: Windows 2000 Windows 3.11 Internet: Windows 3.11 Windows 95 Internet: Windows 95 Windows 98 Internet: Windows 98 Windows CE Internet: Windows CE Windows Family Internet: Windows Family Windows ME Internet: Windows ME Seite 1 von 138 eBook - Informations about Operating Systems Version: August 15, 2006 | Download: www.operating-system.org Windows NT 3.1 Internet: Windows NT 3.1 Windows NT 4.0 Internet: Windows NT 4.0 Windows Server 2003 Internet: Windows Server 2003 Windows Vista Internet: Windows Vista Windows XP Internet: Windows XP Apple - Company Internet: Apple - Company AT&T - Company Internet: AT&T - Company Be Inc. - Company Internet: Be Inc. - Company BSD Family Internet: BSD Family Cray Inc.
    [Show full text]
  • SGI® Opengl Multipipe™ User's Guide
    SGI® OpenGL Multipipe™ User’s Guide 007-4318-008 Version 1.4.2 CONTRIBUTORS Written by Ken Jones and Jenn Byrnes Illustrated by Chrystie Danzer Edited by Susan Wilkening Production by Glen Traefald Engineering contributions by Bill Feth, Christophe Winkler, Claude Knaus, and Alpana Kaulgud COPYRIGHT © 2000–2002 Silicon Graphics, Inc. All rights reserved; provided portions may be copyright in third parties, as indicated elsewhere herein. No permission is granted to copy, distribute, or create derivative works from the contents of this electronic documentation in any manner, in whole or in part, without the prior written permission of Silicon Graphics, Inc. LIMITED RIGHTS LEGEND The electronic (software) version of this document was developed at private expense; if acquired under an agreement with the USA government or any contractor thereto, it is acquired as "commercial computer software" subject to the provisions of its applicable license agreement, as specified in (a) 48 CFR 12.212 of the FAR; or, if acquired for Department of Defense units, (b) 48 CFR 227-7202 of the DoD FAR Supplement; or sections succeeding thereto. Contractor/manufacturer is Silicon Graphics, Inc., 1600 Amphitheatre Pkwy 2E, Mountain View, CA 94043-1351. TRADEMARKS AND ATTRIBUTIONS Silicon Graphics, SGI, the SGI logo, InfiniteReality, IRIS, IRIX, Onyx, Onyx2, and OpenGL are registered trademarks and IRIS GL, OpenGL Performer, InfiniteReality2, Open Inventor, OpenGL Multipipe, Power Onyx, Reality Center, and SGI Reality Center are trademarks of Silicon Graphics, Inc. MIPS and R10000 are registered trademarks of MIPS Technologies, Inc. used under license by Silicon Graphics, Inc. Netscape is a trademark of Netscape Communications Corporation.
    [Show full text]
  • Oracle Solaris Studio 12.3 Debugging a Program With
    Oracle® Solaris Studio 12.3: Debugging a ProgramWith dbx Part No: E21993 December 2011 Copyright © 1992, 2011, Oracle and/or its affiliates. All rights reserved. This software and related documentation are provided under a license agreement containing restrictions on use and disclosure and are protected by intellectual property laws. Except as expressly permitted in your license agreement or allowed by law, you may not use, copy, reproduce, translate, broadcast, modify, license, transmit, distribute, exhibit, perform, publish or display any part, in any form, or by any means. Reverse engineering, disassembly, or decompilation of this software, unless required by law for interoperability, is prohibited. The information contained herein is subject to change without notice and is not warranted to be error-free. If you find any errors, please report them to us in writing. If this is software or related documentation that is delivered to the U.S. Government or anyone licensing it on behalf of the U.S. Government, the following notice is applicable: U.S. GOVERNMENT RIGHTS. Programs, software, databases, and related documentation and technical data delivered to U.S. Government customers are "commercial computer software" or "commercial technical data" pursuant to the applicable Federal Acquisition Regulation and agency-specific supplemental regulations. As such, the use, duplication, disclosure, modification, and adaptation shall be subject to the restrictions and license terms setforth in the applicable Government contract, and, to the extent applicable by the terms of the Government contract, the additional rights set forth in FAR 52.227-19, Commercial Computer Software License (December 2007). Oracle America, Inc., 500 Oracle Parkway, Redwood City, CA 94065.
    [Show full text]
  • Debugging a Program with Dbx
    Debugging a Program With dbx Sun™ Studio 11 Sun Microsystems, Inc. www.sun.com Part No 819-3683-10 November 2005, Revision A Submit comments about this document at: http://www.sun.com/hwdocs/feedback Copyright © 2005 Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, California 95054, U.S.A. All rights reserved. U.S. Government Rights - Commercial software. Government users are subject to the Sun Microsystems, Inc. standard license agreement and applicable provisions of the FAR and its supplements. Use is subject to license terms. This distribution may include materials developed by third parties. Parts of the product may be derived from Berkeley BSD systems, licensed from the University of California. UNIX is a registered trademark in the U.S. and in other countries, exclusively licensed through X/Open Company, Ltd. Sun, Sun Microsystems, the Sun logo, Java, and JavaHelp are trademarks or registered trademarks of Sun Microsystems, Inc. in the U.S. and other countries.All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the U.S. and other countries. Products bearing SPARC trademarks are based upon architecture developed by Sun Microsystems, Inc. This product is covered and controlled by U.S. Export Control laws and may be subject to the export or import laws in other countries. Nuclear, missile, chemical biological weapons or nuclear maritime end uses or end users, whether direct or indirect, are strictly prohibited. Export or reexport to countries subject to U.S. embargo or to entities identified on U.S. export exclusion lists, including, but not limited to, the denied persons and specially designated nationals lists is strictly prohibited.
    [Show full text]
  • IRIS Performer™ Programmer's Guide
    IRIS Performer™ Programmer’s Guide Document Number 007-1680-030 CONTRIBUTORS Edited by Steven Hiatt Illustrated by Dany Galgani Production by Derrald Vogt Engineering contributions by Sharon Clay, Brad Grantham, Don Hatch, Jim Helman, Michael Jones, Martin McDonald, John Rohlf, Allan Schaffer, Chris Tanner, and Jenny Zhao © Copyright 1995, Silicon Graphics, Inc.— All Rights Reserved This document contains proprietary and confidential information of Silicon Graphics, Inc. The contents of this document may not be disclosed to third parties, copied, or duplicated in any form, in whole or in part, without the prior written permission of Silicon Graphics, Inc. RESTRICTED RIGHTS LEGEND Use, duplication, or disclosure of the technical data contained in this document by the Government is subject to restrictions as set forth in subdivision (c) (1) (ii) of the Rights in Technical Data and Computer Software clause at DFARS 52.227-7013 and/ or in similar or successor clauses in the FAR, or in the DOD or NASA FAR Supplement. Unpublished rights reserved under the Copyright Laws of the United States. Contractor/manufacturer is Silicon Graphics, Inc., 2011 N. Shoreline Blvd., Mountain View, CA 94039-7311. Indigo, IRIS, OpenGL, Silicon Graphics, and the Silicon Graphics logo are registered trademarks and Crimson, Elan Graphics, Geometry Pipeline, ImageVision Library, Indigo Elan, Indigo2, Indy, IRIS GL, IRIS Graphics Library, IRIS Indigo, IRIS InSight, IRIS Inventor, IRIS Performer, IRIX, Onyx, Personal IRIS, Power Series, RealityEngine, RealityEngine2, and Showcase are trademarks of Silicon Graphics, Inc. AutoCAD is a registered trademark of Autodesk, Inc. X Window System is a trademark of Massachusetts Institute of Technology.
    [Show full text]
  • SGI™ Origin™ 200 Scalable Multiprocessing Server Origin 200—In Partnership with You
    Product Guide SGI™ Origin™ 200 Scalable Multiprocessing Server Origin 200—In Partnership with You Today’s business climate requires servers that manage, serve, and support an ever-increasing number of clients and applications in a rapidly changing environment. Whether you use your server to enhance your presence on the Web, support a local workgroup or department, complete dedicated computation or analy- sis, or act as a core piece of your information management infrastructure, the Origin 200 server from SGI was designed to meet your needs and exceed your expectations. With pricing that starts on par with PC servers and performance that outstrips its competition, Origin 200 makes perfect business sense. •The choice among several Origin 200 models allows a perfect match of power, speed, and performance for your applications •The Origin 200 server has high-performance processors, buses, and scalable I/O to keep up with your most complex application demands •The Origin 200 server was designed with embedded reliability, availability, and serviceability (RAS) so you can confidently trust your business to it •The Origin 200 server is easily expandable and upgradable—keeping pace with your demanding and changing business requirements •The Origin 200 server is a cost-effective business solution, both now and in the future Origin 200 is a sound server investment for your most important applications and is the gateway to the scalable Origin™ and SGI™ server product families. SGI offers an evolving portfolio of complete, pre-packaged solutions to enhance your productivity and success in areas such as Internet applications, media distribution, multiprotocol file serving, multitiered database management, and performance- intensive scientific or technical computing.
    [Show full text]
  • SGI® Opengl Multipipe™ User's Guide
    SGI® OpenGL Multipipe™ User’s Guide Version 2.3 007-4318-012 CONTRIBUTORS Written by Ken Jones and Jenn Byrnes Illustrated by Chrystie Danzer Production by Karen Jacobson Engineering contributions by Craig Dunwoody, Bill Feth, Alpana Kaulgud, Claude Knaus, Ravid Na’ali, Jeffrey Ungar, Christophe Winkler, Guy Zadicario, and Hansong Zhang COPYRIGHT © 2000–2003 Silicon Graphics, Inc. All rights reserved; provided portions may be copyright in third parties, as indicated elsewhere herein. No permission is granted to copy, distribute, or create derivative works from the contents of this electronic documentation in any manner, in whole or in part, without the prior written permission of Silicon Graphics, Inc. LIMITED RIGHTS LEGEND The electronic (software) version of this document was developed at private expense; if acquired under an agreement with the USA government or any contractor thereto, it is acquired as "commercial computer software" subject to the provisions of its applicable license agreement, as specified in (a) 48 CFR 12.212 of the FAR; or, if acquired for Department of Defense units, (b) 48 CFR 227-7202 of the DoD FAR Supplement; or sections succeeding thereto. Contractor/manufacturer is Silicon Graphics, Inc., 1600 Amphitheatre Pkwy 2E, Mountain View, CA 94043-1351. TRADEMARKS AND ATTRIBUTIONS Silicon Graphics, SGI, the SGI logo, InfiniteReality, IRIS, IRIX, Onyx, Onyx2, OpenGL, and Reality Center are registered trademarks and GL, InfinitePerformance, InfiniteReality2, IRIS GL, Octane2, Onyx4, Open Inventor, the OpenGL logo, OpenGL Multipipe, OpenGL Performer, Power Onyx, Tezro, and UltimateVision are trademarks of Silicon Graphics, Inc., in the United States and/or other countries worldwide. MIPS and R10000 are registered trademarks of MIPS Technologies, Inc.
    [Show full text]
  • The National Mountematti
    THE NATIONALUS009753627B2 MOUNTEMATTI TIK (12 ) United States Patent ( 10 ) Patent No. : US 9 , 753, 627 B2 Chaudhri et al. (45 ) Date of Patent: Sep . 5 , 2017 ( 54 ) VISUAL CHARACTERISTICS OF USER ( 56 ) References Cited INTERFACE ELEMENTS IN A UNIFIED INTEREST LAYER U . S . PATENT DOCUMENTS 557 , 173 A 3 / 1896 Thompson (71 ) Applicant: Apple Inc. , Cupertino , CA (US ) 594 ,410 A 11/ 1897 Margolis ( 72 ) Inventors: Imran A . Chaudhri, San Francisco , (Continued ) CA (US ) ; John O . Louch , San Luis Obispo , CA (US ) ; Andrew M . FOREIGN PATENT DOCUMENTS Grignon , Campbell , CA (US ) ; Gregory CN 1191344 8 / 1998 N . Christie , San Jose , CA (US ) CN 1335951 2 /2002 (73 ) Assignee : Apple Inc ., Cupertino , CA (US ) (Continued ) ( * ) Notice: Subject to any disclaimer, the term of this OTHER PUBLICATIONS patent is extended or adjusted under 35 “ About Merkitys, ” [ online ] [Retrieved on Feb . 4 , 2008 ]; Retrieved U . S . C . 154 ( b ) by 959 days . from the Internet , URL : http : // meaning . 3xi. org / ; 3 pages . ( 21 ) Appl . No .: 14 /036 , 807 (Continued ) Primary Examiner — Steven B Theriault ( 22 ) Filed : Sep . 25 , 2013 ( 74 ) Attorney , Agent, or Firm — Ronald S . Fernando (65 ) Prior Publication Data (57 ) ABSTRACT US 2014 / 0026090 A1 Jan . 23 , 2014 A user - activatable dashboard (also referred to as a unified interest layer ) contains any number of user interface ele Related U . S . Application Data ments , referred to herein as " widgets ,” for quick access by (60 ) Division of application No . 12/ 495 ,686 , filed on Jun . a user . In response to a command from a user, the dashboard 30 , 2009 , now abandoned , which is a division of is invoked and the widgets are shown on the screen .
    [Show full text]
  • A Short User Manual for Dbx
    A Short User Manual for dbx \dbx" is the name of the debugger that is available for use on many Unix systems. This document is intended to list the most common dbx commands and briefly explain how to use them. It is not a complete description of dbx but should be a sufficient reference to get started. For a more detailed description or to find out about other commands and options, execute the command % man dbx or from within dbx use the 'help' command (recommended). Subjects covered below: let (dbx) be the prompt while in dbx mode: a) Compiling your code for use with the debugger [ cc with -g flag] b) Starting the debugger [ \%dbx executable ] c) Getting help while using the debugger [ (dbx) help ] d) Running your program in the debugger [ (dbx) run ] e) Setting breakpoints in the program [ (dbx) stop ] f) Listing the breakpoints that are set [ (dbx) status ] g) Removing a breakpoint [ (dbx) delete ] h) Stepping through the program [ (dbx) step, (dbx) next ] i) Jumping ahead to the next breakpoint [ (dbx) cont ] j) Examining the values of variables [ (dbx) print ] k) Listing a portion of the source code [ (dbx) list ] l) Leaving the debugger [ (dbx) quit ] To use dbx to debug your C programs you need to follows the procedure: 1. Compiling your code for use with the debugger: You must use the -g flag when compiling your code. For example: % cc -g myfile.c will create an a.out executable suitable for dbx. 2. Starting the debugger: Give the 'dbx' command along with the name of the exe- cutable you wish to examine.
    [Show full text]
  • SGI Origin 3000 Series Datasheet
    Datasheet SGI™ Origin™ 3000 Series SGI™ Origin™ 3200, SGI™ Origin™ 3400, and SGI™ Origin™ 3800 Servers Features As Flexible as Your Imagination •True multidimensional scalability Building on the robust NUMA architecture that made award-winning SGI •Snap-together flexibility, serviceability, and resiliency Origin family servers the most modular and scalable in the industry, the •Clustering to tens of thousands of processors SGI Origin 3000 series delivers flexibility, resiliency, and performance at •SGI Origin 3200—scales from two to eight breakthrough levels. Now taking modularity a step further, you can scale MIPS processors CPU, storage, and I/O components independently within each system. •SGI Origin 3400—scales from 4 to 32 MIPS processors Complete multidimensional flexibility allows organizations to deploy, •SGI Origin 3800—scales from 16 to 512 MIPS processors upgrade, service, expand, and redeploy system components in every possible dimension to meet any business demand. The only limitation is your imagination. Build It Your Way SGI™ NUMAflex™ is a revolutionary snap-together server system concept that allows you to configure—and reconfigure—systems brick by brick to meet the exact demands of your business applications. Upgrade CPUs to keep apace of innovation. Isolate and service I/O interfaces on the fly. Pay only for the computation, data processing, or communications power you need, and expand and redeploy systems with ease as new technologies emerge. Performance, Reliability, and Versatility With their high bandwidth, superior scalability, and efficient resource distribution, the new generation of Origin servers—SGI™ Origin™ 3200, SGI™ Origin™ 3400, and SGI™ Origin™ 3800—are performance leaders. The series provides peak bandwidth for high-speed peripheral connectiv- ity and support for the latest networking protocols.
    [Show full text]