DOCSLIB.ORG

Distributed Control Architecture

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Distributed Control Architecture This item was submitted to Loughborough’s Institutional Repository (https://dspace.lboro.ac.uk/) by the author and is made available under the following Creative Commons Licence conditions. For the full text of this licence, please go to: http://creativecommons.org/licenses/by-nc-nd/2.5/ CERTIFICATE OF ORIGINALITY HIS is to certify that I am responsible for the work submitted in this thesis, that T the original work is my own except as specified in acknowledgements or in foot- notes, and that neither the thesis nor the original work contained therein has been sub- mitted to this or any other institution for a higher degree. Signed: . (T.G. Rawlings) Date: . Distributed Control Architecture by Trevor Rawlings, M Eng(Hons) DIS. A Doctoral Thesis submitted in partial fulfillment of the requirements for the award of Doctor of Philosophy of Loughborough University August 2009 c by Trevor Rawlings 2008 ABSTRACT HIS document describes the development and testing of a novel Distributed Con- T trol Architecture (DCA). The DCA developed during the study is an attempt to turn the components used to construct unmanned vehicles into a network of intelligent devices, connected using standard networking protocols. The architecture exists at both a hardware and software level and provides a communication channel between control modules, actuators and sensors. A single unified mechanism for connecting sensors and actuators to the control soft- ware will reduce the technical knowledge required by platform integrators and allow control systems to be rapidly constructed in a ‘Plug and Play’ manner. DCA uses standard networking hardware to connect components, removing the need for custom communication channels between individual sensors and actuators. The use of a common architecture for the communication between components should make it easier for software to dynamically determine the vehicle’s current capabilities and increase the range of processing platforms that can be utilised. Implementations of the architecture currently exist for Microsoft Windows, Windows Mobile 5, Linux and Microchip dsPIC30 microcontrollers. Conceptually, DCA exposes the functionality of each networked device as objects with interfaces and associated methods. Allowing each object to expose multiple interfaces allows for future upgrades without breaking existing code. In addition, the use of com- mon interfaces should help facilitate component reuse, unit testing and make it easier to write generic reusable software. ii ACKNOWLEDGEMENTS Firstly I would like to thank my supervisors Professor Roy Kalawsky and Dr. Paul Lepper for their support and good advice. I am also very grateful to Dr. Simon Dible for kindly taking the time to read and comment on early versions of the thesis. I would also like to thank Brian Ford and Graham Watson for their input and advice. Time in the office was made much more enjoyable through the friendship of Dr. Andrew Armstrong, Dr. Gordon Leonard, Dr. Simon Dible, James Cowie and S. Beesley. I am grateful for their friendship and guidance. Finally, I would like to thank my family for their support and encouragement. iii CONTENTS Abstract ::::::::::::::::::::::::::::::::::: ii Acknowledgements ::::::::::::::::::::::::::::: iii List of Abbreviations ::::::::::::::::::::::::::::: ix List of Figures :::::::::::::::::::::::::::::::: xi List of Tables :::::::::::::::::::::::::::::::: xix 1. Introduction ::::::::::::::::::::::::::::::::: 1 1.1 Research Challenge............................4 1.2 Thesis Outline...............................6 1.3 Intelligent Devices............................7 2. Literature Study ::::::::::::::::::::::::::::::: 8 2.1 Unmanned Vehicles............................8 2.2 Control Architectures........................... 13 2.3 Communication Abstractions....................... 21 2.4 Component Technologies......................... 25 2.5 Network Technologies.......................... 40 2.6 Summary................................. 46 iv Contents v 3. Design of a Flexible Distributed Control Architecture :::::::::::: 48 3.1 Distributed Control Architecture (DCA) Requirements......... 48 3.2 The Distributed Control Architectures Object Orientated Concepts... 50 3.3 Run time flexibility............................ 56 3.4 DCA Advantages............................. 57 3.5 Motivation................................. 58 3.6 Related Technologies........................... 60 3.7 Areas of Originality............................ 61 3.8 DCA Overview.............................. 63 4. Processing Platforms Supported by the Distributed Control Architecture :: 66 4.1 Introduction................................ 66 4.2 Development Platforms.......................... 68 4.3 Summary................................. 72 5. Network Technologies Supported by the Distributed Control Architecture : 74 5.1 Introduction................................ 74 5.2 Ethernet.................................. 75 5.3 Controller Area Network (CAN)..................... 79 5.4 Summary................................. 81 6. The Distributed Control Architecture’s Communication Layer ::::::: 82 6.1 Introduction................................ 82 6.2 Implementations............................. 85 6.3 Network Bridging............................. 92 Contents vi 6.4 Testing................................... 93 6.5 Summary................................. 95 7. The Distributed Control Architecture’s Object Orientated Abstractions ::: 96 7.1 Introduction................................ 96 7.2 DCA Objects and Interfaces....................... 97 7.3 Implementations............................. 102 7.4 System Objects.............................. 111 7.5 Additional C# Components........................ 113 7.6 Summary................................. 116 8. The Distributed Control Architecture’s Graphical Configuration Tool :::: 117 8.1 Application Structure........................... 117 8.2 Project Devices.............................. 119 8.3 Connections................................ 123 8.4 Summary................................. 124 9. Testing of the Distributed Control Architecture ::::::::::::::: 125 9.1 GPS - ICE Bridge............................. 125 9.2 Remote Procedure Call (RPC) Test.................... 128 9.3 Publish / Subscribe Ethernet Test..................... 131 9.4 Publish / Subscribe Bridge........................ 132 9.5 Summary................................. 135 10. Conclusion :::::::::::::::::::::::::::::::::: 136 10.1 Contribution of this thesis......................... 137 Contents vii 10.2 Suggestions for further work....................... 139 10.3 Overall Conclusion............................ 142 Author’s Publications :::::::::::::::::::::::::::::: 144 References and Bibliography :::::::::::::::::::::::: 145 A. Component Technology Dimensions ::::::::::::::::::::: 168 B. Sample Platforms :::::::::::::::::::::::::::::: 170 B.1 Sample Vehicle 1 - Commercial Underwater Vehicle.......... 170 B.2 Sample Vehicle 2 - Student Underwater Vehicle With Single Board Computers................................. 174 B.3 Sample Vehicle 3 - Humanoid Robot Controlled by a PDA....... 175 B.4 Sample Vehicle 4 - Land vehicle controlled by a Laptop or Personal Computer................................. 176 C. Related Technologies :::::::::::::::::::::::::::: 178 D. Processing Platforms ::::::::::::::::::::::::::::: 179 E. Development Board dsPIC30F6015 ::::::::::::::::::::: 181 F. Project Software ::::::::::::::::::::::::::::::: 183 F.1 Ethernet/UDP/IP Network Stack..................... 183 F.2 Communication Layer.......................... 183 F.3 Object Orientated Abstractions...................... 185 F.4 Code Size................................. 186 Contents viii G. SCP Implementation Details ::::::::::::::::::::::::: 189 G.1 State Diagram............................... 189 G.2 The SCP Transmission Control Block (TCB).............. 190 G.3 SCP Flags................................. 190 G.4 SCP Connection Establishment...................... 192 G.5 Ethernet (UDP) Implementation..................... 193 G.6 CAN Implementation........................... 196 H. Publish Subscribe Implementation Details :::::::::::::::::: 199 H.1 Ethernet (UDP) Implementation..................... 199 H.2 CAN Implementation........................... 200 I. System Objects ::::::::::::::::::::::::::::::: 201 J. Format of the Project File :::::::::::::::::::::::::: 202 K. Test Devices ::::::::::::::::::::::::::::::::: 203 K.1 Testing of GpsIceBridge......................... 203 K.2 Testing of the Publish / Subscribe Bridge................. 206 LIST OF ABBREVIATIONS Abbreviation Expansion ABE Autonomous Benthic Explorer ADC Analog-to-Digital Converter API Application Programming Interface ARP Address Resolution Protocol AUTOSAR AUTomotive Open System ARchitecture AUV Autonomous Underwater Vehicle CAN Controller Area Network CBD Component-Based Development CBSE Component-Based Software Engineering CDL Component Description Language CIP Common Industrial Protocol CLARITy Coupled Layered Architecture for Robotic Autonomy CLR Common Language Runtime COM Microsoft Component Object Model CORBA Common Object Request Broker Architecture CSMA/CD Carrier Sense Multiple Access with Collision Detection DARPA Defence Advanced Research Projects Agency DCOM Distributed Component Object Model DDS Data Distribution Service for real-time systems DLL Dynamic-link library DTC Defence Technology Centre ECU Electronic Control Unit FPGA Field-Programmable Gate Array GPOS General-Purpose Operating
Load more

Recommended publications
  • WCET Analysis of Java Bytecode Featuring Common Execution Environments
    WCET Analysis of Java Bytecode Featuring Common Execution Environments Christian Frost, Casper Svenning Jensen, Kasper Søe Luckow, Bent Thomsen Department of Computer Science, Aalborg University Selma Lagerlöfs Vej 300 DK-9220, Aalborg East, Denmark {chrfrost,semadk,luckow,bt}@cs.aau.dk ABSTRACT 1. INTRODUCTION We present a novel tool for statically determining the Worst Java in its traditional form, has inherent issues that makes Case Execution Time (WCET) of Java Bytecode-based pro- it less suitable for development of hard real-time embedded grams called Tool for Execution Time Analysis of Java byte- systems such as the lack of the notion of a deadline and code (TetaJ). This tool differentiates itself from existing high-resolution real-time clocks. To accommodate these, a tools by separating the individual constituents of the execu- variety of initiatives such as the Real-Time Specification tion environment into independent components. The prime for Java (RTSJ) [23] and related profiles: Safety Critical benefit is that it can be used for execution environments Java (SCJ) [16] and Predictable Java (PJ) [9] have been featuring common embedded processors and software im- initiated. These specify certain alterations to the under- plementations of the JVM. TetaJ employs a model checking lying Java Virtual Machine (JVM) and various extensions approach for statically determining WCET where the Java through libraries that, when adhered to, creates a program- program, the JVM, and the hardware are modelled as Net- ming model that can be used for real-time systems devel- works of Timed Automata (NTA) and given as input to the opment in Java.
    [Show full text]
  • Design Decisions for a Java Processor
    Design Decisions for a Java Processor Martin Schoeberl JOP.design Strausseng. 2-10/2/55, A-1050 Vienna, AUSTRIA [email protected] Abstract The paper is organized as follows: Section 2 gives an overview of the architecture of JOP. In section 3 some This paper describes design decisions for JOP, a Java design decisions for the implementation in an FPGA are Optimized Processor, implemented in an FPGA. FPGA described. One example of the flexibility of an FPGA density-price relationship makes it now possible to con- based architecture is given in section 4. sider them not only for prototyping of processor designs but also as final implementation technology. However, using an FPGA as target platform for a processor dif- 2 Overview of JOP ferent constraints influence the CPU architecture. Digi- tal building blocks that map well in an ASIC can result Figure 1 shows the datapath of JOP. In the first pipe- in poor resource usage in an FPGA. Considering these line stage Java bytecodes, the instructions of the JVM, constraints in the architecture can result in a tiny soft- are fetched. These bytecodes are translated to addresses core processor. in the micro code. Bytecode branches are also decoded and executed in this stage. A fetched bytecode results in an absolute jump in the micro code (the second stage). If 1 Introduction the bytecode has a 1 to 1 mapping with a JOP instruc- tion, a new bytecode is fetched, resulting in a jump in Common design praxis for embedded systems is us- the micro code in the next cycle.
    [Show full text]
  • JOP: a Java Optimized Processor
    JOP: A Java Optimized Processor Martin Schoeberl JOP.design, Strausseng. 2-10/2/55, A-1050 Vienna, AUSTRIA [email protected] Abstract. Java is still not a common language for embedded systems. It posses language features, like thread support, that can improve embedded system de- velopment, but common implementations as interpreter or just-in-time compiler are not practical. JOP is a hardware implementation of the Java Virtual Ma- chine with focus on real-time applications. This paper describes the architecture of JOP and proposes a simple real-time extension of Java for JOP. First applica- tion in an industrial system showed that JOP is one way to use Java in the em- bedded world. 1 Introduction Current software design practice for embedded systems is still archaic compared to software development for desktop systems. C and even Assembler is used on top of a small RTOS. The variety of embedded operating systems is large and this fragmenta- tion of the market leads to high cost. Java [1] can be a way out of this dilemma and possess language features not found in C: - Object-oriented - Memory management with a garbage collector - Implicit memory protection - Threads Memory management and threads are (besides device drivers) the main compo- nents of embedded operating systems. Finding these features in the language embed- ded systems can be programmed in Java without the need of an operating system. Java on desktop systems comes with a large library. However, if Java is stripped down to the core components it has a very small memory footprint. With careful pro- gramming (like using only immortal memory as in [2]) the garbage collector can be avoided.
    [Show full text]
  • A Hardware Abstraction Layer in Java
    A Hardware Abstraction Layer in Java MARTIN SCHOEBERL Vienna University of Technology, Austria STEPHAN KORSHOLM Aalborg University, Denmark TOMAS KALIBERA Purdue University, USA and ANDERS P. RAVN Aalborg University, Denmark Embedded systems use specialized I/O devices to interact with their environment, and since they have to be de- pendable, it is attractive to use a modern, type-safe programming language like Java to develop programs for them. However, standard Java, as a platform independent language, delegates access to I/O devices, direct mem- ory access and interrupt handling to some underlying operating system or kernel, but in the embedded systems domain resources are scarce and a Java virtual machine (JVM) without an underlying middleware is an attractive architecture. The contribution of this paper is a proposal for Java packages with hardware objects and interrupt handlers that interfaces to such a JVM. We provide implementations of the proposal directly in hardware, directly as extensions of standard interpreters, and finally with an operating system middleware. The latter solution is mainly seen as a migration path allowing Java programs to coexist with legacy system components. An important aspect of the proposal is that it is compatible with the Real-Time Specification for Java (RTSJ). Categories and Subject Descriptors: D.4.7 [Operating Systems]: Organization and Design—Real-time sys- tems and embedded systems; D.3.3 [Programming Languages]: Language Classifications—Object-oriented languages; D.3.3 [Programming Languages]: Language Constructs and Features—Input/output General Terms: Languages, Design, Implementation Additional Key Words and Phrases: Device driver, embedded system, Java, Java virtual machine 1.
    [Show full text]
  • Application Experiences with a Real-Time Java Processor
    Proceedings of the 17th World Congress The International Federation of Automatic Control Seoul, Korea, July 6-11, 2008 Application Experiences with a Real-Time Java Processor Martin Schoeberl ∗ ∗ Institute of Computer Engineering, Vienna University of Technology, Austria (e-mail: [email protected]). Abstract: In this paper we present three different industrial real-time applications that are based on an embedded Java processor. Although from different application domains all three projects have one topic in common: communication. Today’s embedded systems are networked systems. Either a proprietary protocol is used due to legacy applications or for real-time aspects or standard Internet protocols are used. We present the challenges and solutions for this variety of protocols in small, memory constraint embedded devices. 1. INTRODUCTION JOP is implemented in a field-programmable gate array (FPGA). The logic resource consumption is configurable Embedded systems in the control and automation domain in the range of 2000–3000 logic cells (LC). That size is 1/3 become more and more complex. In the desktop and of the soft-core RISC processor LEON, see Gaisler (2002), server domain the increasing complexity of systems can that is used by ESA for space missions. be handled by advanced programming languages. Java has Implementation of a processor in an FPGA is a little bit been seen as a very productive object-oriented language. more expensive than using an ASIC processor. However, In this paper we show that Java can also be used in the additional application logic, such as a communication embedded domain. We present three real-world embedded controller or an AD converter, can also be integrated applications written entirely in Java.
    [Show full text]
  • Extending Java for Heterogeneous Embedded System Description
    Extending Java for Heterogeneous Embedded System Description Gary Plumbridge Neil Audsley Department of Computer Science Department of Computer Science University of York, York, UK, YO10 5GH University of York, York, UK, YO10 5GH [email protected] [email protected] Abstract—This paper introduces Machine Java, a framework • Mapping of required functionality onto available hard- of classes for the Java programming language that enable the ware components must be done by hand. description of software for systems with heterogeneous processing elements (such as CPUs, microcontrollers and function acceler- In this paper we present a small set of class library exten- ators). Intended for the behavioural description of embedded sions to the Java[12] programming language to facilitate the systems, Machine Java encapsulates both the data and control description and implementation of heterogeneous embedded aspects of computation into ‘machine’ objects that are appropri- systems in event driven style. Our primary addition to Java is ate for mapping onto architecturally diverse multiprocessors. a class to represent independent execution and storage, referred System descriptions in Machine Java avoid the need for a separate programming language for each processing element, and to as a Machine. Each machine embodies a computationally makes explicit description of communications between processors discrete element that can operate concurrently with every other unnecessary. Suitability for a wide variety of hardware platforms machine in a system. A major distinction between machines is enhanced by avoiding dependence on notions of shared memory and ordinary threads in Java is that machines may not share or shared timing resources. any memory with one another and interaction is restricted to well defined channels.
    [Show full text]
  • JOP: a Java Optimized Processor for Embedded Real-Time Systems
    Downloaded from orbit.dtu.dk on: Oct 04, 2021 JOP: A Java Optimized Processor for Embedded Real-Time Systems Schoeberl, Martin Publication date: 2005 Document Version Publisher's PDF, also known as Version of record Link back to DTU Orbit Citation (APA): Schoeberl, M. (2005). JOP: A Java Optimized Processor for Embedded Real-Time Systems. Vienna University of Technology. http://www.jopdesign.com/ General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. Users may download and print one copy of any publication from the public portal for the purpose of private study or research. You may not further distribute the material or use it for any profit-making activity or commercial gain You may freely distribute the URL identifying the publication in the public portal If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim. DISSERTATION JOP: A Java Optimized Processor for Embedded Real-Time Systems ausgef¨uhrt zum Zwecke der Erlangung des akademischen Grades eines Doktors der technischen Wissenschaften unter der Leitung von AO.UNIV.PROF. DIPL.-ING. DR.TECHN. ANDREAS STEININGER und AO.UNIV.PROF. DIPL.-ING. DR.TECHN. PETER PUSCHNER Inst.-Nr. E182 Institut f¨ur Technische Informatik eingereicht an der Technischen Universit¨at Wien Fakult¨at f¨ur Informatik von DIPL.-ING. MARTIN SCHOBERL¨ Matr.-Nr.
    [Show full text]
  • Evaluation of a Java Processor
    Downloaded from orbit.dtu.dk on: Sep 27, 2021 Evaluation of a Java Processor Schoeberl, Martin Published in: Tagungsband Austrochip 2005 Publication date: 2005 Document Version Early version, also known as pre-print Link back to DTU Orbit Citation (APA): Schoeberl, M. (2005). Evaluation of a Java Processor. In Tagungsband Austrochip 2005 (pp. 127-134) General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. Users may download and print one copy of any publication from the public portal for the purpose of private study or research. You may not further distribute the material or use it for any profit-making activity or commercial gain You may freely distribute the URL identifying the publication in the public portal If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim. Evaluation of a Java Processor Martin Schoeberl Institute of Computer Engineering Vienna University of Technology, Austria [email protected] TABLE I Abstract— In this paper, we will present the evaluation results for a Java processor, with respect to size and performance. The JOP AND VARIOUS JAVA PROCESSORS Java Optimized Processor (JOP) is an implementation of the Java virtual machine (JVM) in a low-cost FPGA. JOP is the smallest Target Size Speed hardware realization of the JVM available to date.
    [Show full text]
  • A Java Processor Architecture for Embedded Real-Time Systems
    Downloaded from orbit.dtu.dk on: Oct 01, 2021 A Java Processor Architecture for Embedded Real-Time Systems Schoeberl, Martin Published in: Journal of Systems Architecture Link to article, DOI: 10.1016/j.sysarc.2007.06.001 Publication date: 2008 Document Version Early version, also known as pre-print Link back to DTU Orbit Citation (APA): Schoeberl, M. (2008). A Java Processor Architecture for Embedded Real-Time Systems. Journal of Systems Architecture, 54(1-2), 265-286. https://doi.org/10.1016/j.sysarc.2007.06.001 General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. Users may download and print one copy of any publication from the public portal for the purpose of private study or research. You may not further distribute the material or use it for any profit-making activity or commercial gain You may freely distribute the URL identifying the publication in the public portal If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim. A Java Processor Architecture for Embedded Real-Time Systems Martin Schoeberl Institute of Computer Engineering, Vienna University of Technology, Austria Abstract Architectural advancements in modern processor designs increase average performance with features such as pipelines, caches, branch prediction, and out-of-order execution. However, these features complicate worst-case execution time analysis and lead to very conservative estimates.
    [Show full text]
  • JOP Reference Handbook: Building Embedded Systems with a Java Processor
    Downloaded from orbit.dtu.dk on: Sep 30, 2021 JOP Reference Handbook: Building Embedded Systems with a Java Processor Schoeberl, Martin Publication date: 2009 Document Version Publisher's PDF, also known as Version of record Link back to DTU Orbit Citation (APA): Schoeberl, M. (2009). JOP Reference Handbook: Building Embedded Systems with a Java Processor. http://www.jopdesign.com/ General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. Users may download and print one copy of any publication from the public portal for the purpose of private study or research. You may not further distribute the material or use it for any profit-making activity or commercial gain You may freely distribute the URL identifying the publication in the public portal If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim. JOP Reference Handbook JOP Reference Handbook Building Embedded Systems with a Java Processor Martin Schoeberl Copyright c 2009 Martin Schoeberl Martin Schoeberl Strausseng. 2-10/2/55 A-1050 Vienna, Austria Email: [email protected] Visit the accompanying web site on http://www.jopdesign.com/ and the JOP Wiki at http://www.jopwiki.com/ Published 2009 by CreateSpace, http://www.createspace.com/ All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, recording or otherwise, without the prior written permission of Martin Schoeberl.
    [Show full text]
  • Design Decisions for a Java Processor
    Design Decisions for a Java Processor Martin Schoeberl JOP.design Strausseng. 2-10/2/55, A-1050 Vienna, AUSTRIA [email protected] Abstract The paper is organized as follows: Section 2 gives an overview of the architecture of JOP. In section 3 some This paper describes design decisions for JOP, a Java design decisions for the implementation in an FPGA are Optimized Processor, implemented in an FPGA. FPGA described. One example of the flexibility of an FPGA density-price relationship makes it now possible to con- based architecture is given in section 4. sider them not only for prototyping of processor designs but also as final implementation technology. However, using an FPGA as target platform for a processor dif- 2 Overview of JOP ferent constraints influence the CPU architecture. Digi- tal building blocks that map well in an ASIC can result Figure 1 shows the datapath of JOP. In the first pipe- in poor resource usage in an FPGA. Considering these line stage Java bytecodes, the instructions of the JVM, constraints in the architecture can result in a tiny soft- are fetched. These bytecodes are translated to addresses core processor. in the micro code. Bytecode branches are also decoded and executed in this stage. A fetched bytecode results in an absolute jump in the micro code (the second stage). If 1 Introduction the bytecode has a 1 to 1 mapping with a JOP instruc- tion, a new bytecode is fetched, resulting in a jump in Common design praxis for embedded systems is us- the micro code in the next cycle.
    [Show full text]
  • Time-Predictable Stack Caching
    Downloaded from orbit.dtu.dk on: Dec 21, 2017 Time-predictable Stack Caching Abbaspourseyedi, Sahar; Schoeberl, Martin; Sparsø, Jens Publication date: 2016 Document Version Publisher's PDF, also known as Version of record Link back to DTU Orbit Citation (APA): Abbaspourseyedi, S., Schoeberl, M., & Sparsø, J. (2016). Time-predictable Stack Caching. Kgs. Lyngby: Technical University of Denmark (DTU). (DTU Compute PHD-2015; No. 385). General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. • Users may download and print one copy of any publication from the public portal for the purpose of private study or research. • You may not further distribute the material or use it for any profit-making activity or commercial gain • You may freely distribute the URL identifying the publication in the public portal If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim. Time-predictable Stack Caching Sahar Abbaspourseyedi Kongens Lyngby 2015 IMM-PhD-2015-385 Technical University of Denmark Department of Applied Mathematics and Computer Science Matematiktorvet, building 303B, 2800 Kongens Lyngby, Denmark Phone +45 4525 3351 [email protected] www.compute.dtu.dk IMM-PhD-2015-385 Summary (English) Embedded systems are computing systems for controlling and interacting with physical environments. Embedded systems with special timing constraints where the system needs to meet deadlines are referred to as real-time systems.
    [Show full text]