Deep Learning Training in Facebook Data Centers: Design of Scale-Up and Scale-Out Systems

Total Page:16

File Type:pdf, Size:1020Kb

Deep Learning Training in Facebook Data Centers: Design of Scale-Up and Scale-Out Systems Deep Learning Training in Facebook Data Centers: Design of Scale-up and Scale-out Systems Maxim Naumov∗, John Kimy, Dheevatsa Mudigerez, Srinivas Sridharan, Xiaodong Wang, Whitney Zhao, Serhat Yilmaz, Changkyu Kim, Hector Yuen, Mustafa Ozdal, Krishnakumar Nair, Isabel Gao, Bor-Yiing Su, Jiyan Yang and Mikhail Smelyanskiy Facebook, 1 Hacker Way, Menlo Park, CA Abstract—Large-scale training is important to ensure high 9 performance and accuracy of machine-learning models. At Face- 8 book we use many different models, including computer vision, 7 video and language models. However, in this paper we focus on the deep learning recommendation models (DLRMs), which are 6 responsible for more than 50% of the training demand in our 5 data centers. Recommendation models present unique challenges 4 in training because they exercise not only compute but also 3 memory capacity as well as memory and network bandwidth. As 2 model size and complexity increase, efficiently scaling training NormalizedNumber of Racks 1 becomes a challenge. To address it we design Zion – Facebook’s next-generation large-memory training platform that consists 0 Q1 Q2 Q3 Q4 Q5 Q6 of both CPUs and accelerators. Also, we discuss the design requirements of future scale-out training systems. Recommendation Model All Others (a) I. INTRODUCTION 9 8 Artificial intelligence (AI) applications are rapidly evolv- 7 ing and increasing the demands on hardware and systems. 6 5 Machine learning (ML), deep learning (DL) in particular, 4 has been one of the driving forces behind the remarkable 3 Normalized Metric Normalized progress in AI and has become one of the most demanding 2 1 workloads in terms of compute infrastructure in the data 0 centers [8], [15], [27], [46]. Moreover, the continued growth Q1 Q2 Q3 Q4 Q5 Q6 Time of DL models in terms of complexity, coupled with significant (b) slowdown in transistor scaling, has necessitated going beyond Fig. 1. (a) Server compute demand for training and (b) number of distributed traditional general-purpose processors and developing special- training workflows across Facebook data centers. ized hardware with holistic system-level solutions to improve The increase in compute in Facebook data centers from performance, power, and efficiency [11], [33]. training is shown in Figure1(a). Across a period of 18 months, Within Facebook, DL is used across many social network there has been over 4× increase in the amount of computer re- services, including computer vision, i.e. image classification, sources utilized by training workloads. In addition, the number object detection, as well as video understanding. In addition, of workloads submitted for distributed training, as shown in it is used for natural language processing, i.e. translation and Figure1(b), has increased at an even higher rate – resulting in content understanding. However, some of the most important up to 7× increase in the number of training workflows. Thus, DL models within Facebook are the recommendation models the demand for training deep learning workloads is continuing used for ranking and click through rate (CTR) prediction, to increase while the compute necessary to support it is also including News Feed and search services [24]. increasing proportionally. The use of DL models is often split into inference and Prior training platform from Facebook, e.g. Big Basin [31], training work categories [4], [26]. Details of inference at consisted of NVidia GPUs. However, it did not leverage other Facebook has been discussed earlier [23], [40]; in comparison, accelerators and only had support for a limited number of we address the challenges in training and in particular, the CPUs. On the other hand, the Zion next-generation training scale-out requirements of the deep learning recommendation platform incorporates 8 CPU sockets, with a modular design models (DLRMs) at Facebook [38]. having separate sub-components for CPUs (Angels Landing 8- socket system) and accelerators (Emeralds Pools 8-accelerator ∗[email protected] [email protected] [email protected] Currently at Korea Advanced Institute of Science and system). This provides for sufficient general purpose compute Technology (KAIST). Work done while at Facebook. and more importantly, additional memory capacity. 1 3 2.5 2 1.5 1 Normalized Model Size Model Normalized 0.5 0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Fig. 2. High-level overview of DLRM. Fig. 3. Increase in model complexity over time. Zion also introduced the common form factor OCP Ac- celerator Module (OAM) [49]1, which has been adopted by leading GPU vendors such as NVidia, AMD, Intel, as well as startups, such as Habana which was recently acquired by Intel. This is important for enabling consumers such Facebook to build vendor agnostic accelerator based systems. In this work, we provide an overview of the DLRM work- loads, including the description and analysis of • Training at Facebook • Zion hardware platform (a) (b) • Impact on the accelerator fabric design Fig. 4. Communication patterns that are common in (a) data- and (b) model- • Implications for future scale-out systems parallelism. Both communication patterns need to be supported in DLRM. II. BACKGROUND A. Recommendation Model C. Distributed Training Neural network-based recommendation models, which are Distributed training becomes particularly important in the used to address personalization for different services, have context of increasing model sizes. It may rely on two types of become an important class of DL algorithms within Facebook. parallelism: data- and model-parallelism. The former enables High-level block overview of a typical recommendation model faster training as each worker trains on different data while is shown in Figure2, while its implementation in PyTorch the latter enables bigger model to train on the same data. framework has been publicly released in DLRM [38]. In data-parallelism: The input data samples are distributed The inputs to the recommendation model include both dense across different nodes. Each node processes the input data and sparse features. The dense or the continuous features are independently with replicas of parameters on each node, processed with a bottom multilayer perceptron (MLP) while and aggregating the local parameter updates into a global the sparse or the categorical features are processed using em- update on all the nodes. This requires communicating only beddings. The second-order interactions of different features the updates between the nodes, but communication volume are computed explicitly. Finally, the results are processed with increases due to replication as the number of nodes increases. a top MLP and fed into a sigmoid function in order to provide Therefore, scaling out requires large enough mini-batch size a probability of a click. to provide sufficient parallelism and computation to hide the B. Increase in Complexity communication overhead. In general the model complexity in terms of number of In model-parallelism: The model weights corresponding to parameters increases by more than 2× over 2 years, as shown neural network layers are distributed across multiple nodes. on Figure3. Notice that the increase trend is not monotonic Each node processes the entire mini-batch of data and com- because in order to alleviate pressure on the training, inference municates the activations forward or error gradients backwards and serving resources, we are constantly evaluating novel to other nodes. This introduces additional synchronization techniques to improve efficiency, such as quantization and across all nodes after each distributed layer in the forward compression. However, over time the newly available com- and backward pass. However, it allows us to fit the model plexity budget is often reused to improve and augment the into the aggregate memory of all distributed nodes. more efficient model, therefore driving its size up again. Note that a single embedding table contains tens of mil- lions of vectors, each with hundreds of elements. It requires 1Proposed and developed as part of the Open Compute Project (OCP). significant memory capacity, on the order of GBs. Therefore, 2 4.5 1.2 4 1.15 3.5 1.1 3 1.05 2.5 1 2 0.95 1.5 Normalized Loss Normalized 0.9 Normalized Throughput Normalized 1 0.5 0.85 0 0.8 0 5 10 15 20 25 30 35 0 5 10 15 20 25 30 35 Num Trainers Num Trainers Fig. 5. Performance as the number of trainers are increased. Fig. 6. Quality as the number of trainers are increased. an embedding table often exists as a single instance and can results need to be communicated through to be exchanged and not be replicated on multiple devices or nodes. In contrast computed at once. MLPs are relatively small and can be replicated many times. Asynchronous training is well suited for a disaggregated Therefore, we will leverage both types of parallelism while design with use of dedicated parameter servers and trainers, training DLRMs. that are relying on point-to-point send/recv communication or Remote Procedure Calls (RPC) [10]. The compute intensive MLPs are replicated on different III. TRAINING AT FACEBOOK training processes and perform local weights updates based on A. Overview of Training at Facebook the data samples they receive individually, only occasionally synchronizing with a master copy of the weights stored on the The training of recommendation models often requires the parameter server. distribution of the model across multiple devices within a The embedding tables are not replicated due to memory single node or multiple nodes. Hence requiring both data- and constraints, but are assigned to different training processes that model-parallelism to scale the performance of training [38]. receive asynchronous updates throughout training. Notice that The distributed training can be performed using a combination because we use indices to access only a few of the embedding of synchronous algorithms that produce results equivalent to vectors in the forward pass, the simultaneous updates to an a sequential run of the model [18], [39] or asynchronous embedding table in the backward pass only collide when the algorithms that scale to a larger number of nodes [19], [42], indices used in the sparse lookups overlap between them.
Recommended publications
  • 20201130 Gcdv V1.0.Pdf
    DE LA RECHERCHE À L’INDUSTRIE Architecture evolutions for HPC 30 Novembre 2020 Guillaume Colin de Verdière Commissariat à l’énergie atomique et aux énergies alternatives - www.cea.fr Commissariat à l’énergie atomique et aux énergies alternatives EUROfusion G. Colin de Verdière 30/11/2020 EVOLUTION DRIVER: TECHNOLOGICAL CONSTRAINTS . Power wall . Scaling wall . Memory wall . Towards accelerated architectures . SC20 main points Commissariat à l’énergie atomique et aux énergies alternatives EUROfusion G. Colin de Verdière 30/11/2020 2 POWER WALL P: power 푷 = 풄푽ퟐ푭 V: voltage F: frequency . Reduce V o Reuse of embedded technologies . Limit frequencies . More cores . More compute, less logic o SIMD larger o GPU like structure © Karl Rupp https://software.intel.com/en-us/blogs/2009/08/25/why-p-scales-as-cv2f-is-so-obvious-pt-2-2 Commissariat à l’énergie atomique et aux énergies alternatives EUROfusion G. Colin de Verdière 30/11/2020 3 SCALING WALL FinFET . Moore’s law comes to an end o Probable limit around 3 - 5 nm o Need to design new structure for transistors Carbon nanotube . Limit of circuit size o Yield decrease with the increase of surface • Chiplets will dominate © AMD o Data movement will be the most expensive operation • 1 DFMA = 20 pJ, SRAM access= 50 pJ, DRAM access= 1 nJ (source NVIDIA) 1 nJ = 1000 pJ, Φ Si =110 pm Commissariat à l’énergie atomique et aux énergies alternatives EUROfusion G. Colin de Verdière 30/11/2020 4 MEMORY WALL . Better bandwidth with HBM o DDR5 @ 5200 MT/s 8ch = 0.33 TB/s Thread 1 Thread Thread 2 Thread Thread 3 Thread o HBM2 @ 4 stacks = 1.64 TB/s 4 Thread Skylake: SMT2 .
    [Show full text]
  • NVIDIA DGX Station the First Personal AI Supercomputer 1.0 Introduction
    White Paper NVIDIA DGX Station The First Personal AI Supercomputer 1.0 Introduction.........................................................................................................2 2.0 NVIDIA DGX Station Architecture ........................................................................3 2.1 NVIDIA Tesla V100 ..........................................................................................5 2.2 Second-Generation NVIDIA NVLink™ .............................................................7 2.3 Water-Cooling System for the GPUs ...............................................................7 2.4 GPU and System Memory...............................................................................8 2.5 Other Workstation Components.....................................................................9 3.0 Multi-GPU with NVLink......................................................................................10 3.1 DGX NVLink Network Topology for Efficient Application Scaling..................10 3.2 Scaling Deep Learning Training on NVLink...................................................12 4.0 DGX Station Software Stack for Deep Learning.................................................14 4.1 NVIDIA CUDA Toolkit.....................................................................................16 4.2 NVIDIA Deep Learning SDK ...........................................................................16 4.3 Docker Engine Utility for NVIDIA GPUs.........................................................17 4.4 NVIDIA Container
    [Show full text]
  • The NVIDIA DGX-1 Deep Learning System
    NVIDIA DGX-1 ARTIFIcIAL INTELLIGENcE SYSTEM The World’s First AI Supercomputer in a Box Get faster training, larger models, and more accurate results from deep learning with the NVIDIA® DGX-1™. This is the world’s first purpose-built system for deep learning and AI-accelerated analytics, with performance equal to 250 conventional servers. It comes fully integrated with hardware, deep learning software, development tools, and accelerated analytics applications. Immediately shorten SYSTEM SPECIFICATIONS data processing time, visualize more data, accelerate deep learning frameworks, GPUs 8x Tesla P100 and design more sophisticated neural networks. TFLOPS (GPU FP16 / 170/3 CPU FP32) Iterate and Innovate Faster GPU Memory 16 GB per GPU CPU Dual 20-core Intel® Xeon® High-performance training accelerates your productivity giving you faster insight E5-2698 v4 2.2 GHz NVIDIA CUDA® Cores 28672 and time to market. System Memory 512 GB 2133 MHz DDR4 Storage 4x 1.92 TB SSD RAID 0 NVIDIA DGX-1 Delivers 58X Faster Training Network Dual 10 GbE, 4 IB EDR Software Ubuntu Server Linux OS DGX-1 Recommended GPU NVIDIA DX-1 23 Hours, less than 1 day Driver PU-Only Server 1310 Hours (5458 Days) System Weight 134 lbs 0 10X 20X 30X 40X 50X 60X System Dimensions 866 D x 444 W x 131 H (mm) Relatve Performance (Based on Tme to Tran) Packing Dimensions 1180 D x 730 W x 284 H (mm) affe benchmark wth V-D network, tranng 128M mages wth 70 epochs | PU servers uses 2x Xeon E5-2699v4 PUs Maximum Power 3200W Requirements Operating Temperature 10 - 30°C NVIDIA DGX-1 Delivers 34X More Performance Range NVIDIA DX-1 170 TFLOPS PU-Only Server 5 TFLOPS 0 10 50 100 150 170 Performance n teraFLOPS PU s dual socket Intel Xeon E5-2699v4 170TF s half precson or FP16 DGX-1 | DATA SHEET | DEc16 computing for Infinite Opportunities NVIDIA DGX-1 Software Stack The NVIDIA DGX-1 is the first system built with DEEP LEARNING FRAMEWORKS NVIDIA Pascal™-powered Tesla® P100 accelerators.
    [Show full text]
  • Computing for the Most Demanding Users
    COMPUTING FOR THE MOST DEMANDING USERS NVIDIA Artificial intelligence, the dream of computer scientists for over half a century, is no longer science fiction. And in the next few years, it will transform every industry. Soon, self-driving cars will reduce congestion and improve road safety. AI travel agents will know your preferences and arrange every detail of your family vacation. And medical instruments will read and understand patient DNA to detect and treat early signs of cancer. Where engines made us stronger and powered the first industrial revolution, AI will make us smarter and power the next. What will make this intelligent industrial revolution possible? A new computing model — GPU deep learning — that enables computers to learn from data and write software that is too complex for people to code. NVIDIA — INVENTOR OF THE GPU The GPU has proven to be unbelievably effective at solving some of the most complex problems in computer science. It started out as an engine for simulating human imagination, conjuring up the amazing virtual worlds of video games and Hollywood films. Today, NVIDIA’s GPU simulates human intelligence, running deep learning algorithms and acting as the brain of computers, robots, and self-driving cars that can perceive and understand the world. This is our life’s work — to amplify human imagination and intelligence. THE NVIDIA GPU DEFINES MODERN COMPUTER GRAPHICS Our invention of the GPU in 1999 made possible real-time programmable shading, which gives artists an infinite palette for expression. We’ve led the field of visual computing since. SIMULATING HUMAN IMAGINATION Digital artists, industrial designers, filmmakers, and broadcasters rely on NVIDIA Quadro® pro graphics to bring their imaginations to life.
    [Show full text]
  • Nvidia Autonomous Driving Platform
    NVIDIA AUTONOMOUS DRIVING PLATFORM Apr, 2017 Sr. Solution Architect , Marcus Oh Who is NVIDIA Deep Learning in Autonomous Driving Training Infra & Machine / DIGIT Contents DRIVE PX2 DRIVEWORKS USECASE Example Next Generation AD Platform 2 NVIDIA CONFIDENTIAL — DRIVE PX2 DEVELOPMENT PLATFORM NVIDIA Founded in 1993 | CEO & Co-founder: Jen-Hsun Huang | FY16 revenue: $5.01B | 9,500 employees | 7,300 patents | HQ in Santa Clara, CA | 3 NVIDIA — “THE AI COMPUTING COMPANY” GPU Computing Computer Graphics Artificial Intelligence 4 DEEP LEARNING IN AUTONOMOUS DRIVING 5 WHAT IS DEEP LEARNING? Input Result 6 Deep Learning Framework Forward Propagation Repeat “turtle” Tree Training Backward Propagation Cat Compute weight update to nudge Dog from “turtle” towards “dog” Trained Neural Net Model Inference “cat” 7 REINFORCEMENT LEARNING How’s it work? F A reinforcement learning agent includes: state (environment) actions (controls) reward (feedback) A value function predicts the future reward of performing actions in the current state Given the recent state, action with the maximum estimated future reward is chosen for execution For agents with complex state spaces, deep networks are used as Q-value approximator Numerical solver (gradient descent) optimizes github.com/dusty-nv/jetson-reinforcement the network on-the-fly based on reward inputs SELF-DRIVING CARS ARE AN AI CHALLENGE PERCEPTION AI PERCEPTION AI LOCALIZATION DRIVING AI DEEP LEARNING 9 NVIDIA AI SYSTEM FOR AUTONOMOUS DRIVING MAPPING KALDI LOCALIZATION DRIVENET Training on Driving with NVIDIA DGX-1 NVIDIA DRIVE PX 2 DGX-1 DriveWorks 10 TRAINING INFRA & MACHINE / DIGIT 11 170X SPEED-UP OVER COTS SERVER MICROSOFT COGNITIVE TOOLKIT SUPERCHARGED ON NVIDIA DGX-1 170x Faster (AlexNet images/sec) 13,000 78 8x Tesla P100 | 170TF FP16 | NVLink hybrid cube mesh CPU Server DGX-1 AlexNet training batch size 128, Dual Socket E5-2699v4, 44 cores CNTK 2.0b2 for CPU.
    [Show full text]
  • Investigations of Various HPC Benchmarks to Determine Supercomputer Performance Efficiency and Balance
    Investigations of Various HPC Benchmarks to Determine Supercomputer Performance Efficiency and Balance Wilson Lisan August 24, 2018 MSc in High Performance Computing The University of Edinburgh Year of Presentation: 2018 Abstract This dissertation project is based on participation in the Student Cluster Competition (SCC) at the International Supercomputing Conference (ISC) 2018 in Frankfurt, Germany as part of a four-member Team EPCC from The University of Edinburgh. There are two main projects which are the team-based project and a personal project. The team-based project focuses on the optimisations and tweaks of the HPL, HPCG, and HPCC benchmarks to meet the competition requirements. At the competition, Team EPCC suffered with hardware issues that shaped the cluster into an asymmetrical system with mixed hardware. Unthinkable and extreme methods were carried out to tune the performance and successfully drove the cluster back to its ideal performance. The personal project focuses on testing the SCC benchmarks to evaluate the performance efficiency and system balance at several HPC systems. HPCG fraction of peak over HPL ratio was used to determine the system performance efficiency from its peak and actual performance. It was analysed through HPCC benchmark that the fraction of peak ratio could determine the memory and network balance over the processor or GPU raw performance as well as the possibility of the memory or network bottleneck part. Contents Chapter 1 Introduction ..............................................................................................
    [Show full text]
  • Fabric Manager for NVIDIA Nvswitch Systems
    Fabric Manager for NVIDIA NVSwitch Systems User Guide / Virtualization / High Availability Modes DU-09883-001_v0.7 | January 2021 Document History DU-09883-001_v0.7 Version Date Authors Description of Change 0.1 Oct 25, 2019 SB Initial Beta Release 0.2 Mar 23, 2020 SB Updated error handling and bare metal mode 0.3 May 11, 2020 YL Updated Shared NVSwitch APIs section with new API information 0.4 July 7, 2020 SB Updated MIG interoperability and high availability details. 0.5 July 17, 2020 SB Updated running as non-root instructions 0.6 Aug 03, 2020 SB Updated installation instructions based on CUDA repo and updated SXid error details 0.7 Jan 26, 2021 GT, CC Updated with vGPU multitenancy virtualization mode Fabric Ma nager fo r NVI DIA NVSwitch Sy stems DU-09883-001_v0.7 | ii Table of Contents Chapter 1. Overview ...................................................................................................... 1 1.1 Introduction .............................................................................................................1 1.2 Terminology ............................................................................................................1 1.3 NVSwitch Core Software Stack .................................................................................2 1.4 What is Fabric Manager?..........................................................................................3 Chapter 2. Getting Started With Fabric Manager ...................................................... 5 2.1 Basic Components...................................................................................................5
    [Show full text]
  • NVIDIA DGX-1 System Architecture White Paper
    White Paper NVIDIA DGX-1 System Architecture The Fastest Platform for Deep Learning TABLE OF CONTENTS 1.0 Introduction ........................................................................................................ 2 2.0 NVIDIA DGX-1 System Architecture .................................................................... 3 2.1 DGX-1 System Technologies ........................................................................... 5 3.0 Multi-GPU and Multi-System Scaling with NVLink and InfiniBand ..................... 6 3.1 DGX-1 NVLink Network Topology for Efficient Application Scaling ................ 7 3.2 Scaling Deep Learning Training on NVLink ................................................... 10 3.3 InfiniBand for Multi-System Scaling of DGX-1 Systems ................................ 13 4.0 DGX-1 Software................................................................................................. 16 4.1 NVIDIA CUDA Toolkit.................................................................................... 17 4.2 NVIDIA Docker.............................................................................................. 18 4.3 NVIDIA Deep Learning SDK .......................................................................... 19 4.4 NCCL............................................................................................................. 20 5.0 Deep Learning Frameworks for DGX-1.............................................................. 22 5.1 NVIDIA Caffe................................................................................................
    [Show full text]
  • NVIDIA A100 Tensor Core GPU Architecture UNPRECEDENTED ACCELERATION at EVERY SCALE
    NVIDIA A100 Tensor Core GPU Architecture UNPRECEDENTED ACCELERATION AT EVERY SCALE V1.0 Table of Contents Introduction 7 Introducing NVIDIA A100 Tensor Core GPU - our 8th Generation Data Center GPU for the Age of Elastic Computing 9 NVIDIA A100 Tensor Core GPU Overview 11 Next-generation Data Center and Cloud GPU 11 Industry-leading Performance for AI, HPC, and Data Analytics 12 A100 GPU Key Features Summary 14 A100 GPU Streaming Multiprocessor (SM) 15 40 GB HBM2 and 40 MB L2 Cache 16 Multi-Instance GPU (MIG) 16 Third-Generation NVLink 16 Support for NVIDIA Magnum IO™ and Mellanox Interconnect Solutions 17 PCIe Gen 4 with SR-IOV 17 Improved Error and Fault Detection, Isolation, and Containment 17 Asynchronous Copy 17 Asynchronous Barrier 17 Task Graph Acceleration 18 NVIDIA A100 Tensor Core GPU Architecture In-Depth 19 A100 SM Architecture 20 Third-Generation NVIDIA Tensor Core 23 A100 Tensor Cores Boost Throughput 24 A100 Tensor Cores Support All DL Data Types 26 A100 Tensor Cores Accelerate HPC 28 Mixed Precision Tensor Cores for HPC 28 A100 Introduces Fine-Grained Structured Sparsity 31 Sparse Matrix Definition 31 Sparse Matrix Multiply-Accumulate (MMA) Operations 32 Combined L1 Data Cache and Shared Memory 33 Simultaneous Execution of FP32 and INT32 Operations 34 A100 HBM2 and L2 Cache Memory Architectures 34 ii NVIDIA A100 Tensor Core GPU Architecture A100 HBM2 DRAM Subsystem 34 ECC Memory Resiliency 35 A100 L2 Cache 35 Maximizing Tensor Core Performance and Efficiency for Deep Learning Applications 37 Strong Scaling Deep Learning
    [Show full text]
  • NVIDIA GPU COMPUTING: a JOURNEY from PC GAMING to DEEP LEARNING Stuart Oberman | October 2017 GAMING PROENTERPRISE VISUALIZATION DATA CENTER AUTO
    NVIDIA GPU COMPUTING: A JOURNEY FROM PC GAMING TO DEEP LEARNING Stuart Oberman | October 2017 GAMING PROENTERPRISE VISUALIZATION DATA CENTER AUTO NVIDIA ACCELERATED COMPUTING 2 GEFORCE: PC Gaming 200M GeForce gamers worldwide Most advanced technology Gaming ecosystem: More than just chips Amazing experiences & imagery 3 NINTENDO SWITCH: POWERED BY NVIDIA TEGRA 4 GEFORCE NOW: AMAZING GAMES ANYWHERE AAA titles delivered at 1080p 60fps Streamed to SHIELD family of devices Streaming to Mac (beta) https://www.nvidia.com/en- us/geforce/products/geforce- now/mac-pc/ 5 GPU COMPUTING Drug Design Seismic Imaging Automotive Design Medical Imaging Molecular Dynamics Reverse Time Migration Computational Fluid Dynamics Computed Tomography 15x speed up 14x speed up 30-100x speed up Astrophysics Options Pricing Product Development Weather Forecasting n-body Monte Carlo Finite Difference Time Domain Atmospheric Physics 20x speed up 6 GPU: 2017 7 2017: TESLA VOLTA V100 21B transistors 815 mm2 80 SM 5120 CUDA Cores 640 Tensor Cores 16 GB HBM2 900 GB/s HBM2 300 GB/s NVLink 8 *full GV100 chip contains 84 SMs V100 SPECIFICATIONS 9 HOW DID WE GET HERE? 10 NVIDIA GPUS: 1999 TO NOW https://youtu.be/I25dLTIPREA 11 SOUL OF THE GRAPHICS PROCESSING UNIT GPU: Changes Everything • Accelerate computationally-intensive applications • NVIDIA introduced GPU in 1999 • A single chip processor to accelerate PC gaming and 3D graphics • Goal: approach the image quality of movie studio offline rendering farms, but in real-time • Instead of hours per frame, > 60 frames per second
    [Show full text]
  • Nvidia Dgx Os 5.0
    NVIDIA DGX OS 5.0 User Guide DU-10211-001 _v5.0.0 | September 2021 Table of Contents Chapter 1. Introduction to the NVIDIA DGX OS 5 User Guide..............................................1 1.1. Additional Documentation........................................................................................................ 2 1.2. Customer Support.....................................................................................................................2 Chapter 2. Preparing for Operation..................................................................................... 3 2.1. Software Installation and Setup...............................................................................................3 2.2. Connecting to the DGX System................................................................................................4 Chapter 3. Installing the DGX OS (Reimaging the System)................................................. 5 3.1. Obtaining the DGX OS ISO........................................................................................................5 3.2. Installing the DGX OS Image Remotely through the BMC......................................................6 3.3. Installing the DGX OS Image from a USB Flash Drive or DVD-ROM......................................6 3.3.1. Creating a Bootable USB Flash Drive by Using the dd Command.................................. 7 3.3.2. Creating a Bootable USB Flash Drive by Using Akeo Rufus............................................8 3.4. Installation Options..................................................................................................................
    [Show full text]
  • NVIDIA Topology-Aware GPU Selection 0.1.0 (Early Access)
    NVIDIA Topology-Aware GPU Selection 0.1.0 (Early Access) User Guide DU-09998-001_v0.1.0 (Early Access) | July 2020 Table of Contents Chapter 1. Introduction........................................................................................................ 1 Chapter 2. Getting Started................................................................................................... 4 2.1. Prerequisites............................................................................................................................. 4 2.2. Installing NVTAGS..................................................................................................................... 4 Chapter 3. Using NVTAGS.................................................................................................... 6 3.1. NVTAGS Tune Mode..................................................................................................................6 3.1.1. Tune with profiling............................................................................................................. 6 3.1.2. Run NVTAGS in Tune with Profiling Mode........................................................................7 3.2. Tune NVTAGS without Profiling Mode..................................................................................... 7 3.2.1. Run NVTAGS in Tune without Profiling Mode...................................................................7 3.3. NVTAGS Run Mode..................................................................................................................
    [Show full text]