DOCSLIB.ORG

Sun Firetm X4100 and X4200 Server Architectures a Technical White Paper September 2005 Sunwin Token # 447327 Sun Microsystems, Inc

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Sun Firetm X4100 and X4200 Server Architectures a Technical White Paper September 2005 Sunwin Token # 447327 Sun Microsystems, Inc Sun FireTM X4100 and X4200 Server Architectures A Technical White Paper September 2005 SunWIN Token # 447327 Sun Microsystems, Inc. © 2005 Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, CA 95054 USA All rights reserved. This product or document is protected by copyright and distributed under licenses restricting its use, copying, distribution, and decompilation. No part of this product or document may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any. Third-party software, including font technology, is copyrighted and licensed from Sun suppliers. Parts of the product may be derived from Berkeley BSD systems, licensed from the University of California. Sun, Sun Microsystems, the Sun logo, and Sun Fire are trademarks, registered trademarks, or service marks of Sun Microsystems, Inc. in the U.S. and other countries. UNIX is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the U.S. and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. The OPEN LOOK and Sun™ Graphical User Interface was developed by Sun Microsystems, Inc. for its users and licensees. Sun acknowledges the pioneering efforts of Xerox in researching and developing the concept of visual or graphical user interfaces for the computer industry. Sun holds a non-exclusive license from Xerox to the Xerox Graphical User Interface, which license also covers Sun’s licensees who implement OPEN LOOK GUIs and otherwise comply with Sun’s written license agreements. RESTRICTED RIGHTS: Use, duplication, or disclosure by the U.S. Government is subject to restrictions of FAR 52.227-14(g)(2)(6/87) and FAR 52.227-19 (6/87), or DFAR 252.227-7015(b)(6/95) and DFAR 227.7202-3(a). DOCUMENTATION IS PROVIDED “AS IS” AND ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT, ARE DISCLAIMED, EXCEPT TO THE EXTENT THAT SUCH DISCLAIMERS HELD TO BE LEGALLY INVALID. 2 of 52 Sun Microsystems, Inc. Table of Contents Introduction....................................................................................................................................................5 Architecture Overview.....................................................................................................................................7 Sun Fire X4100 Server............................................................................................................................................7 Sun Fire X4200 Server............................................................................................................................................8 CPU Architecture............................................................................................ ................................................10 AMD Opteron Processor.......................................................................................................................................10 CPU Packaging..............................................................................................................................................12 Processor VRM...............................................................................................................................................12 Memory Architecture..........................................................................................................................................12 x64 Architecture.................................................................................................................................................14 AMD Direct Connect Architecture.........................................................................................................................15 HyperTransportTM Technology.......................................................................................................................15 Memory Interface..........................................................................................................................................16 Chip-to-Chip Interconnect...............................................................................................................................16 I/O Expansion Capability to High-Speed Industry Buses....................................................................................17 I/O Subsystem..................................................................... ..........................................................................19 Sun Fire X4100 and X4200 I/O Subsystem Overview...............................................................................................19 AMD 8000 Series Chipset.....................................................................................................................................19 AMD-8131TM HyperTransport PCI-X Tunnel......................................................................................................19 AMD-8111TM HyperTransport I/O Hub............................................................................................................20 LSI SAS1064 SAS Controller..................................................................................................................................21 Intel 82546EB Dual Port Gigabit Ethernet Controllers.............................................................................................22 ATI RageTM XL Video...........................................................................................................................................23 SMSC LPC47B27 Super I/O Controller...................................................................................................................24 PCI-X Expansion Slots..........................................................................................................................................24 Sun Fire X4100 Server PCI Expansion Slots.......................................................................................................25 Sun Fire X4200 Server PCI Expansion Slots.......................................................................................................25 Motherboard.................................................................................................................................................26 Cooling and Power........................................................................................................................................28 Cooling..............................................................................................................................................................28 Fans..............................................................................................................................................................29 Power Supplies...................................................................................................................................................30 ILOM: Integrated Lights Out Management......................................................................................................31 ILOM Architecture...............................................................................................................................................31 ILOM Software....................................................................................................................................................33 In-Band Server Management Interfaces................................................................................................................33 Baseboard Management Controller (BMC)...........................................................................................................33 Out-of-Band Server Management Interfaces.........................................................................................................33 Command Line Interface (CLI)..............................................................................................................................33 Web Interface.....................................................................................................................................................34 Remote Keyboard, Video, Mouse, and Storage (RKVMS)........................................................................................34 Lights Out Management (LOM)............................................................................................................................36 Intelligent Platform Management Interface (IPMI)..........................................................................................36 IPMItool........................................................................................................................................................37 SNMP ...........................................................................................................................................................37 Sun N1 System Manager.....................................................................................................................................38 Software Operating Environment...................................................................................................................39
Load more

Recommended publications
  • Windows Subsystem for Linux
    LINUX 101 ... FOR .NET DEVS Oliver Sturm • @olivers • [email protected] OLIVER STURM Training Director at DevExpress Consultant, trainer, author, software architect and developer for over 25 years Contact: [email protected] Linux 101 2 / 37 AGENDA That Linux Thing Getting Started with Linux Shells, Command Lines and Commands File Systems and Permissions Users and Processes Editing and Configuring Packages Creating a .NET Core App Setting Up a Runtime Environment Linux 101 3 / 37 ON DAY 1... From: Linus Benedict Torvalds Date: August 25 1991 Subject: What would you like to see most in minix? Hello everybody out there using minix - I'm doing a (free) operating system (just a hobby, won't be big and professional like gnu) for 386(486) AT clones. PS. It is NOT protable (uses 386 task switching etc), and it probably never will support anything other than AT-harddisks, as that's all I have :-(. Full thread: http://osturm.me/torvalds-linux-announcement Linux 101 4 / 37 ON DAY 1... From: Linus Benedict Torvalds Date: August 25 1991 Subject: What would you like to see most in minix? Hello everybody out there using minix - Y THE AY I'm Bdoin g a ( Wfree) operating system (just a hobby, won't be big and professional like gnu) for 386(486) AT clones. Linus doesn't mention it, but his new OS was going to be PS. called It Freaxis NO Tat p thisrota bpoint.le (uses 386 task switching etc), and it probably never will support anything other than AT-harddisks, as that's all I have :-(.
    [Show full text]
  • Datasheet Fujitsu SPARC M10-4S
    Datasheet Fujitsu SPARC M10-4S Datasheet Fujitsu SPARC M10-4S Everything your mission critical enterprise application needs in stability, scalability and asset protection Only the best with Fujitsu SPARC Enterprise A SPARC of steel Based on robust SPARC architecture and running the Fujitsu SPARC M10-4S server is the nearest thing you leading Oracle Solaris 11, Fujitsu SPARC M10-4S can get to an open mainframe. Absolutely rock servers are ideal for customers needing highly solid, dependable and sophisticated, but with the scalable, reliable servers that increase their system total Solaris binary compatibility necessary to both utilization and performance through virtualization. protect your investments and enhance your business. The combined leverage of Fujitsu’s expertise in mission-critical computing technologies and Its rich virtualization eco-system of extended high-performance processor design, with Oracle’s partitioning and Solaris Containers coupled with expertise in open, scalable, partition-based network dynamic reconfiguration, means non-stop operation computing, provides the overall flexibility to meet and total resource utilization at no extra cost. any task. Benchmark leading performance with the world’s best applications and outstanding processor scalability just add to the capabilities of this most expandable of system platform. Page 1 of 6 www.fujitsu.com/sparc Datasheet Fujitsu SPARC M10-4S Features and benefits Main features Benefits Supreme performance The supreme performance in all commercial servers Highest performance
    [Show full text]
  • Oracle Solaris and Oracle SPARC Systems—Integrated and Optimized for Mission Critical Computing
    An Oracle White Paper September 2010 Oracle Solaris and Oracle SPARC Servers— Integrated and Optimized for Mission Critical Computing Oracle Solaris and Oracle SPARC Systems—Integrated and Optimized for Mission Critical Computing Executive Overview ............................................................................. 1 Introduction—Oracle Datacenter Integration ....................................... 1 Overview ............................................................................................. 3 The Oracle Solaris Ecosystem ........................................................ 3 SPARC Processors ......................................................................... 4 Architected for Reliability ..................................................................... 7 Oracle Solaris Predictive Self Healing ............................................ 7 Highly Reliable Memory Subsystems .............................................. 9 Oracle Solaris ZFS for Reliable Data ............................................ 10 Reliable Networking ...................................................................... 10 Oracle Solaris Cluster ................................................................... 11 Scalable Performance ....................................................................... 14 World Record Performance ........................................................... 16 Sun FlashFire Storage .................................................................. 19 Network Performance ..................................................................
    [Show full text]
  • Threading SIMD and MIMD in the Multicore Context the Ultrasparc T2
    Overview SIMD and MIMD in the Multicore Context Single Instruction Multiple Instruction ● (note: Tute 02 this Weds - handouts) ● Flynn’s Taxonomy Single Data SISD MISD ● multicore architecture concepts Multiple Data SIMD MIMD ● for SIMD, the control unit and processor state (registers) can be shared ■ hardware threading ■ SIMD vs MIMD in the multicore context ● however, SIMD is limited to data parallelism (through multiple ALUs) ■ ● T2: design features for multicore algorithms need a regular structure, e.g. dense linear algebra, graphics ■ SSE2, Altivec, Cell SPE (128-bit registers); e.g. 4×32-bit add ■ system on a chip Rx: x x x x ■ 3 2 1 0 execution: (in-order) pipeline, instruction latency + ■ thread scheduling Ry: y3 y2 y1 y0 ■ caches: associativity, coherence, prefetch = ■ memory system: crossbar, memory controller Rz: z3 z2 z1 z0 (zi = xi + yi) ■ intermission ■ design requires massive effort; requires support from a commodity environment ■ speculation; power savings ■ massive parallelism (e.g. nVidia GPGPU) but memory is still a bottleneck ■ OpenSPARC ● multicore (CMT) is MIMD; hardware threading can be regarded as MIMD ● T2 performance (why the T2 is designed as it is) ■ higher hardware costs also includes larger shared resources (caches, TLBs) ● the Rock processor (slides by Andrew Over; ref: Tremblay, IEEE Micro 2009 ) needed ⇒ less parallelism than for SIMD COMP8320 Lecture 2: Multicore Architecture and the T2 2011 ◭◭◭ • ◮◮◮ × 1 COMP8320 Lecture 2: Multicore Architecture and the T2 2011 ◭◭◭ • ◮◮◮ × 3 Hardware (Multi)threading The UltraSPARC T2: System on a Chip ● recall concurrent execution on a single CPU: switch between threads (or ● OpenSparc Slide Cast Ch 5: p79–81,89 processes) requires the saving (in memory) of thread state (register values) ● aggressively multicore: 8 cores, each with 8-way hardware threading (64 virtual ■ motivation: utilize CPU better when thread stalled for I/O (6300 Lect O1, p9–10) CPUs) ■ what are the costs? do the same for smaller stalls? (e.g.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Sun Bladetm 100 Workstation Just the Facts Copyrights
    Sun BladeTM 100 Workstation Just the Facts Copyrights ©2001 Sun Microsystems, Inc. All Rights Reserved. Sun, Sun Microsystems, the Sun logo, Sun Blade, Solaris, StarOffice, Ultra, Java, Java 3D, iPlanet, OpenWindows, PGX24, PGX32, VIS, SunPCi, Sun Workstation, Solaris Resource Manager, Solstice, Solstice AutoClient, SunVTS, ShowMe, ShowMe TV, ShowMe How, AnswerBook, AnswerBook2, Sun OpenGL for Solaris, Sun StorEdge, SunMicrophone, SunATM, SunClient, SunSpectrum, SunSpectrum Platinum, SunSpectrum Gold, SunSpectrum Silver, SunSpectrum Bronze, and SunSolve are trademarks or registered trademarks of Sun Microsystems, Inc. in the United States and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the United States and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. UNIX is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. FireWire is a trademark of Apple Computer, Inc., used under license. OpenGL is a registered trademark of Silicon Graphics, Inc. Display PostScript and PostScript are trademarks of Adobe Systems, Incorporated, which may be registered in certain jurisdictions. Netscape is a trademark of Netscape Communications Corporation. Last update: 9/22/01 Just the Facts September 2001 2 Table of Contents Positioning............................................................................................................................................................5
    [Show full text]
  • Formatos Y Estructura
    ESCUELA SUPERIOR POLITÉCNICA DE CHIMBORAZO FACULTAD DE INFORMÁTICA Y ELECTRÓNICA ESCUELA INGENIERÍA EN SISTEMAS “ESTUDIO COMPARATIVO DE SISTEMAS DE VIRTUALIZACIÓN DE ORDENADORES, POR SOFTWARE, DE DISTRIBUCIÓN LIBRE, PARA DESARROLLAR UNA INFRAESTRUCTURA DE SERVIDORES VIRTUALES EN LA EIS-ESPOCH” TESIS DE GRADO Previa la obtención del Título de INGENIERA EN SISTEMAS INFORMÁTICOS Presentado Por: SANTOS VIDAL MARÍA DOLORES Riobamba – Ecuador 2010 Esta investigación ha sido el fruto de mucho esfuerzo y en su desarrollo se presentaron obstáculos que ponen a prueba mi tolerancia, sabiduría y paciencia. Por ello quiero agradecer sobre todas las cosas a Dios, porque supo guiarme e iluminarme cuando el camino se ponía cuesta arriba. A mis padres y hermanos, por el apoyo incondicional, por sus enseñanzas y consejos que me alentaron en todo momento a seguir y mirar hacia delante. A los ingenieros Danilo Pastor y Mario Paguay, por el entusiasmo, que me transmitieron en el desarrollo de esta investigación, y por haberne brindado su sincera amistad. A mis mejores amigos, con quienes hemos compartido experiencia, conocimientos, penas, alegrías, logros, desilusiones, risas y llantos. Amigos que también han sido participes para conseguir esta meta. Y de manera especial, a todas aquellas personas que de una u otra forma me brindaron su ayuda desinteresada con conocimientos paciencia y generosidad. El esfuerzo de toda mi vida estudiantil; el apoyo brindado incondicional sin interés de por medio, el empeño en entregarne día a día su sabiduría, su amor y tolerancia; por la fortaleza que me transmitieron; por enseñarne a tener presente que nunca debemos renunciar ante nada; y por la confianza que siempre estuvo presente en todo momento, dedico este trabajo A mis padres.
    [Show full text]
  • Sun Netra T5440 Server Architecture
    An Oracle White Paper March 2010 Sun Netra T5440 Server Architecture Oracle White Paper—Sun Netra T5440 Server Architecture Introduction..........................................................................................1 Managing Complexity ..........................................................................2 Introducing the Sun Netra T5440 Server .........................................2 The UltraSPARC T2 Plus Processor and the Evolution of Throughput Computing .....................................10 Diminishing Returns of Traditional Processor Designs .................10 Chip Multiprocessing (CMP) with Multicore Processors................11 Chip Multithreading (CMT) ............................................................11 UltraSPARC Processors with CoolThreads Technology ...............13 Sun Netra T5440 Servers ..............................................................21 Sun Netra T5440 Server Architecture................................................21 System-Level Architecture.............................................................21 Sun Netra T5440 Server Overview and Subsystems ....................22 RAS Features ................................................................................30 Carrier-Grade Software Support........................................................31 System Management Technology .................................................32 Scalability and Support for CoolThreads Technology....................35 Cool Tools for SPARC: Performance and Rapid Time to Market ..39 Java
    [Show full text]
  • Solaris 8 Software, You Can Efficiently Manage Resources and Provide a Higher Level of Fraction of the Cost of a Mainframe Service
    DATASHEET DATASHEET THE SOLARIS™8OPERATING ENVIRONMENT Today’s explosive levels of growth — in terms of bandwidth, networks, and digital devices — have created the phenomenon known as the Net Effect. It’s forcing organizations to rethink KEY HIGHLIGHTS how they create, manage, extend, and ultimately deliver information technology (IT) ser- vices. Yet at the same time, it’s creating massive opportunities for innovation with regard to service and functionality. For more than 15 years, Sun has been telling the world that The Network Is The Computer™, • The leading UNIX operating and has led the way in helping our customers harness the transforming power of the Net environment, combining power, Effect. As the foundation for Sun™ systems, the Solaris™ 8 Operating Environment enables your stability, and predictability with complete backwards compatibility IT organization to deliver on the promise of massive scale, continuous real-time computing, and secure systems — while increasing service levels, reducing risk, and decreasing costs. • Offers data center-class reliability, availability, and serviceability – at a With Solaris 8 software, you can efficiently manage resources and provide a higher level of fraction of the cost of a mainframe service. It also helps reduce complexity by providing easy-to-use interfaces and comprehen- • Assures superior availability through a sive administration tools — all designed to help lower your IT risk. And by optimizing your smaller, more stable kernel design and resources and enabling them to scale to meet demand, the Solaris 8 Operating Environment increased load balancing across helps you to minimize costs and lower your total cost of ownership. multiple processors • Scales to handle heavy traffic, huge data sets, and compute-intensive SOLARIS IS AVAILABLE problems When businesses operate around the clock and around the globe, downtime doesn't just • Tightens an already secure affect the company — it affects the entire supply chain, from the largest to the smallest link.
    [Show full text]
  • Rock:Ahigh-Performance Sparc Cmt Processor
    ......................................................................................................................................................................................................................... ROCK:AHIGH-PERFORMANCE SPARC CMT PROCESSOR ......................................................................................................................................................................................................................... ROCK,SUN’S THIRD-GENERATION CHIP-MULTITHREADING PROCESSOR, CONTAINS 16 HIGH-PERFORMANCE CORES, EACH OF WHICH CAN SUPPORT TWO SOFTWARE THREADS. ROCK USES A NOVEL CHECKPOINT-BASED ARCHITECTURE TO SUPPORT AUTOMATIC HARDWARE SCOUTING UNDER A LOAD MISS, SPECULATIVE OUT-OF-ORDER RETIREMENT OF INSTRUCTIONS, AND AGGRESSIVE DYNAMIC HARDWARE PARALLELIZATION OF A SEQUENTIAL INSTRUCTION STREAM.IT IS ALSO THE FIRST PROCESSOR TO SUPPORT TRANSACTIONAL MEMORY IN HARDWARE. ......Designing an aggressive chip- even more aggressive simultaneous speculative Shailender Chaudhry multithreaded (CMT) processor1 involves threading (SST), which uses two checkpoints. many tradeoffs. To maximize throughput EA is an area-efficient way of creating a large Robert Cypher performance, each processor core must be virtual issue window without the large asso- highly area and power efficient, so that ciative structures. SST dynamically extracts Magnus Ekman many cores can coexist on a single die. Simi- parallelism, letting execution proceed in par- larly, if the processor is to perform well on a allel at
    [Show full text]
  • Opensolaris Presentation
    Open source for the enterprise Marco Colombo Sun Microsystems Italia S.p.A. What is Open Source? Distribute binaries + source code Open Source and/or Free software license Freely: modifiable, redistributable, forkable Non-discriminatory Consensus driven projects Meritocracy Peer review and public discussion OK to make money - but not for access to code 2 OpenSolaris: Open Source for the Enterprise | Marco Colombo – Sun Microsystems Italia Why Open Source? Good For Customers Good For Sun & Partners Community drives choice, Innovation happens competition, value everywhere Accelerates unexpected, Creates new opportunities by disruptive innovation growing the market 3 OpenSolaris: Open Source for the Enterprise | Marco Colombo – Sun Microsystems Italia Community Participation 4 CopyrightOpenSolaris: © 2004 SomersetOpen Source Historical for Centerthe Enterprise | Marco Colombo – Sun Microsystems Italia Sun: A History of Community J2EE, J2ME NFS Jini UNIX SVR4 XML Sun 1 with TCP/IP 1980 1990 2000 2005 5 OpenSolaris: Open Source for the Enterprise | Marco Colombo – Sun Microsystems Italia Benefit Of Open Communities Shared vision, goals Access to Technology Open Agreed sharing and Ideas Development (license) Agreed relationships Open Communities (governance) Committed members Broad Inclusive Participation Process It’s About Both People and Technologies 6 OpenSolaris: Open Source for the Enterprise | Marco Colombo – Sun Microsystems Italia Expect the Unexpected Bright, well-known people contribute code regularly Community finds new uses Jini™
    [Show full text]
  • Ultrasparc T2 Processor
    UltraSPARC T2 Processor Vortrag im Rahmen des Seminars „Ausgewählte Themen in Hardwareentwurf und Optik“ HWS07 Universität Mannheim Janusz Schinke Inhalt Überblick Core Crossbar L2 Cache Internes Netzwerk PCI-Express Power Management System Status & Einsatz Bereich Zusammenfassung 09.10.07 Janusz Schinke 2 UltraSPARC T2 Processor Überblick Überblick 1/5 Zweite Generation eines Chip Multi-Threading (CMT) Prozessors 8 Sparc Cores, 4MB shared L2 Cache. Ausführung von 64 Threads (8 Threads pro Core). mehr als doppelte UltraSparc T1's Rechenleistung und Rechenleistung/Watt. mehr als zehn mal schnellere Floating Point Berechnung 09.10.07 Janusz Schinke 4 Überblick 2/5 Server-on-a-Chip Komponenten (SOC) zwei 10G Ethernet Anschlüsse Verschlüsselungseinheit On-chip PCI-Express FBDIMM Speicher 09.10.07 Janusz Schinke 5 Überblick 3/5 Block Diagramm 09.10.07 Janusz Schinke 6 Überblick 4/5 Niagara2 Die Micrograph 09.10.07 Janusz Schinke 7 Überblick 5/5 09.10.07 Janusz Schinke 8 UltraSPARC T2 Processor Core Core IFU – Instruction Fetch Unit EXU0/1 – Integer Execution Units LSU – Load/Store Unit FGU – Floating-Point/Graphics Unit SPU – Security Processing Unit TLU – Trap Logic Unit MMU – Memory Management Unit 09.10.07 Janusz Schinke 10 Core Pipeline 8-stufige Integer Pipeline 3-Taktzyklen load-use Latenz Speicher Bypass Writeback 09.10.07 Janusz Schinke 11 Core Pipeline 12-stufige Floating-Point Pipeline 6-Taktzyklen Latenz für abhnängige FP Operationen Längere Pipeline Stufe für Division/Quadratwurzel 09.10.07 Janusz
    [Show full text]