DOCSLIB.ORG

SPARC Enterprise Gives You a Choice of Platforms Optimized to Your Business, with a Full Lineup from Entry Level to High End

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
SPARC Enterprise Gives You a Choice of Platforms Optimized to Your Business, with a Full Lineup from Entry Level to High End The global standard in UNIX® servers CLASS 1 LASER PRODUCT Specifications are subject to change without notice. UNIX is a registered trademark in the United States and other countries, licensed exclusively through X/Open Company Limited. SPARC64 is a trademark of SPARC International, Inc. in the United States and other countries and used under license. All SPARC trademarks are used under license from SPARC International, Inc. and are trademarks or registered trademarks of that company in the United States and other countries. Sun, Sun Microsystems, the Sun Logo, Solaris and all Solaris based marks and logos are trademarks or registered trade marks of Sun Microsystems, Inc. in the United States and other countries, and are used under license. All other company/product names mentioned may be trademarks or registered trademarks of their respective holders and are used for identifications purposes only. Fifth edition, October 2008 FUJITSU LIMITED 2008 Fujitsu Limited. http://www.fujitsu.com/sparcenterprise/ All rights reserved. Printed in Japan This brochure was produced by waterless printing and utilizes Soy ink on FSC-certified paper. No hazardous substances were discharged during the process. BK0141-5AP Specifications are subject to change without notice. 2007 Fujitsu Limited. All rights reserved UNIX is a registered trademark in the United States and other countries, licensed exclusively through X/Open Company Limited. SPARC is a trademark used under license from SPARC International, Inc. of the U.S.A. Printed in Japan Sun, Sun Microsystems, the Sun Logo, Solaris and all Solaris based marks and logos are trademarks or registered trade marks of Sun Microsystems, Inc, BK0141-1 in the U.S. and other countries, and are used under license. SPARC64 is a trademark of Fujitsu Limited under license from SPARC International, Inc. of the U.S.A. All other company/product names mentioned may be trademarks or registered trademarks of their respective holders and are used for identifications purposes only. * This brochure is printed on 100%recycled paper using soy ink with less than 15% oil-based solvent. 3 4 SPARC Enterprise gives you a choice of platforms optimized to your business, with a full lineup from entry level to high end. This lets you reap the benefits of excellent scalability, up to 128 CPU cores. M8000 M9000 The global standard in UNIX servers The Faster, the Better Mission Critical Servers Business is ruled by speed, and you can’t be caught playing catch-up. You need the right speed at the right time to make sure your business can keep pace with and overtake the High performance and scalability competition. High reliability from Fujitsu’s mainframe experience Equipped with SPARC64™ VI/SPARC64 VII processors Versatile UNIX servers for wide range of business operations Continuous supply of goods and services, matched to the scope of your global local or international market, requires the right type of IT system. A stable synchronized system that delivers maximum speed and integrates with your business management. It should also meet international standards for globalization of business processes. SPARC Enterprise was developed to meet these needs. Fujitsu and Sun Microsystems have collaborated to bring you reliability and availability technology from Fujitsu with Sun’s open architecture innovation. SPARC Enterprise, the next generation in UNIX servers, delivers cost savings, speed of development and standardization in open systems, as well as high performance and SPARC64 VII SPARC64 VI SPARC64 VI SPARC64 VI SPARC64 VI reliability on par with mainframes. Max.1CPU/4 cores SPARC64 VII SPARC64 VII SPARC64 VII SPARC64 VII Rackmount (2U) Max.4CPU/16* cores Max.8CPU/32* cores Max.16CPU/64* cores Max.64CPU/256* cores Rackmount (6U) Rackmount (10U) A leader in business continuity, Fujitsu provides outstanding high performance and high *available with SPARC64 VII reliability technology around the world. Sun Microsystems, developer of UNIX market share leader Solaris®, allows for the broadest Throughput Computing Servers range of applications from the world’s best developers. High throughput performance SPARC Enterprise will deliver rock-solid support for your business as the global standard Energy efficient, small footprint servers in UNIX servers. Equipped with UltraSPARC™ T1/T2/T2 Plus processors UNIX servers best suited for web-front/application servers New UltraSPARC T1 UltraSPARC T2 UltraSPARC T2 Plus UltraSPARC T2 Plus Max.1CPU/8 cores Max.1CPU/8 cores Max.2CPU/16 cores Max.4CPU/32 cores Rackmount (2U) Rackmount (2U) Rackmount (2U) Rackmount (4U) UltraSPARC T1 UltraSPARC T2 UltraSPARC T2 Plus Max.1CPU/8 cores Max.1CPU/8 cores Max.2CPU/16 cores Rackmount (1U) Rackmount (1U) Rackmount (1U) Robust UNIX servers with the latest SPARCTM processors and Solaris 10 SPARC Enterprise harnesses the power of the latest SPARC processors, the SPARC64 VI/VII and UltraSPARC T1/T2/T2 Plus. Designed for the full-featured Solaris operating system, they create an optimum system solution by combining the latest hardware technology with the top share OS in the UNIX market. The SPARC64 VI/VII, a high-performance, super-reliable processor The UltraSPARC T1/T2/T2 Plus Performance, efficiency, and power economy SPARC64 VI/VII processors, used in SPARC Enterprise M3000, M4000, M5000, Sun Microsystems’ UltraSPARC T1/T2/T2 Plus processors mean improved M8000 and M9000, boast the latest in Fujitsu’s unique processor development throughput performance and great savings in cost of ownership for your front-end technology. The SPARC64 VI/VII deliver both high reliability and high servers. The maximum eight cores and 64 threads per chip, plus encryption and performance. That means each open platform not only has the continuity ensured I/O, are ideal for high-density rack environments. The lean power architecture also SPARC64 VII by mainframe technology, but also the superior performance of multi-core/multi- UltraSPARC T2 Plus saves on energy costs. threading technology. Multi-core/multi-thread Advanced data protection High throughput Power savings SPARC64 VI/VII are genuine multi-core/multi-thread The SPARC64 VI/VII check for parity errors even in its Best in class throughput performance is brought about by Higher performance has in the past always raised power processors with two and four cores per CPU chip, process registers. This unique feature prevents errors in 32 threads with UltraSPARC T1, and 64 threads with consumption. respectively. With two threads per core, SPARC64 VI instruction operation from causing system failures and UltraSPARC T2/T2 Plus. Dense multi-threading pro- But the innovative design of UltraSPARC T2/T2 Plus handles four and SPARC64 VII handles eight threads allows for hardware recovery via an instantaneous order vides outstanding compute performance. overcomes this problem. Each integrated chip provides simultaneously. This provides good CPU efficiency and retry function. This throughput focus and low cost architecture ensures the services of an entire system but only consumes dramatically improves overall system performance. The SPARC64 VI/VII also apply an ECC function to resource efficiency for high-value consolidation. around 132 watts(max). Support for up to 64 threads check CPU address errors. ECC not only protects cache Separation of performance from power guzzling high means power consumption 2.1 watts per process. memory, but also CPU chips and data, wherever they are clock speeds also underscores server use with a Large cache memory in the processor. significantly lower carbon footprint. SPARC64 VI/VII have large cache memory, max. 6MB per chip on both processors. Cache memory has broad processor throughput and is sharable across several cores Dynamic degradation for efficient allocation matched to each core’s Solaris 10, the global standard OS Your business has to run 24/365, so dynamic degradation requirements; ensuring cache memory resources remain for SPARC64 VI/VII automatically separates and then optimized. SPARC Enterprise stands out as the ideal platform for the Solaris Operating System, the global standard OS isolates defective processors without stopping the system. developed by Sun Microsystems. This makes it a vital driver for internet technology and Java based Dynamic degradation is also applied to cache memory. development as well as critical industry-standard applications. Acceleration technology By degrading a defective cache in fine increments, operations are uninterrupted and your data stays Solaris 10 incorporates the most advanced features, including Solaris Containers for highly flexible SPARC64 VI/VII feature advanced technologies for protected. virtualization, Predictive Self-healing for automatic correction of system faults and Dynamic Trace (DTrace) increased performance including advanced parallel for easier diagnosis. System security is also certified to ISO/IEC15408, assuring total support for your system. instruction operation, out-of-order execution and Equally important, Solaris maintains binary level compatibility between different versions to ensure that instruction branch prediction. They also provide broader valuable Solaris assets are always protected. bandwidths and high speed in processor data transfer, allowing fast and effective large cache access at up to 161GB/s (SPARC64 VII). Solaris Containers DTrace Up to 8,191 partitions, supplementing any hardware or If performance deteriorates or other server system SPARC64 VI/VII error management SPARC64 VI SPARC64 VII firmware based partitioning,
Load more

Recommended publications
  • Datasheet Fujitsu Sparc Enterprise T5440 Server
    DATASHEET FUJITSU SPARC ENTERPRISE T5440 SERVER DATASHEET FUJITSU SPARC ENTERPRISE T5440 SERVER THE SYSTEM THAT MOVES WEB APPLICATION CONSOLIDATION INTO MID-RANGE COMPUTING. UP TO 4 HIGH PERFORMANCE PROCESSORS, HIGH MEMORY AND EXTENSIVE CONNECTIVITY PROVIDE THE INFRASTRUCTURE FOR BACK OFFICE AND DATA CENTER CONSOLIDATION TASKS. FUJITSU SPARC ENTERPRISE FOR WEB SECURITY, SPARC ENVIRONMENTS MEAN MANAGEABILITY AND EFFICIENCY AND PERFORMANCE RELIABILITY Fujitsu SPARC Enterprise throughput computing Based on a four socket design, Fujitsu SPARC servers are the ultimate in Web and front-end Enterprise T5440 provides up to 256 threads and business processes. Designed for space efficiency, 512GB of memory for outstanding workload low power consumption, and maximum compute consolidation. These servers can deliver outstanding performance they provide high throughput, data throughput performance in web and network energy-saving, and space-saving solutions, in Web environments while also delivering excellent server server deployment. Built on UltraSPARC T2 or consolidation capability for back office and UltraSPARC T2 Plus processors, everything is departmental database solutions. Fully supported by integrated together on each processor chip to reduce solid management and the top scalability and the overall component count. This speeds openness of the Solaris Operating system, you have performance lowers power use and reduces the ability to maximise thread utilization, deliver component failure. Add in the no-cost virtualization application capability, and scale as large as you technology from Logical Domains and Solaris need. Containers and you have a fully scalable environment for server consolidation. Finish it off with on-chip The intrinsic service management in Fujitsu SPARC encryption and 10 Giga-bit Ethernet freeways and Enterprise T5440 combined with the SPARC they provide the compete environment for secure hardware architecture and Solaris operating system data processing and lightening fast throughput.
    [Show full text]
  • Oracle® Developer Studio 12.6
    ® Oracle Developer Studio 12.6: C++ User's Guide Part No: E77789 July 2017 Oracle Developer Studio 12.6: C++ User's Guide Part No: E77789 Copyright © 2017, Oracle and/or its affiliates. All rights reserved. This software and related documentation are provided under a license agreement containing restrictions on use and disclosure and are protected by intellectual property laws. Except as expressly permitted in your license agreement or allowed by law, you may not use, copy, reproduce, translate, broadcast, modify, license, transmit, distribute, exhibit, perform, publish, or display any part, in any form, or by any means. Reverse engineering, disassembly, or decompilation of this software, unless required by law for interoperability, is prohibited. The information contained herein is subject to change without notice and is not warranted to be error-free. If you find any errors, please report them to us in writing. If this is software or related documentation that is delivered to the U.S. Government or anyone licensing it on behalf of the U.S. Government, then the following notice is applicable: U.S. GOVERNMENT END USERS: Oracle programs, including any operating system, integrated software, any programs installed on the hardware, and/or documentation, delivered to U.S. Government end users are "commercial computer software" pursuant to the applicable Federal Acquisition Regulation and agency-specific supplemental regulations. As such, use, duplication, disclosure, modification, and adaptation of the programs, including any operating system, integrated software, any programs installed on the hardware, and/or documentation, shall be subject to license terms and license restrictions applicable to the programs.
    [Show full text]
  • Datasheet Fujitsu SPARC M10-4S
    Datasheet Fujitsu SPARC M10-4S Datasheet Fujitsu SPARC M10-4S Everything your mission critical enterprise application needs in stability, scalability and asset protection Only the best with Fujitsu SPARC Enterprise A SPARC of steel Based on robust SPARC architecture and running the Fujitsu SPARC M10-4S server is the nearest thing you leading Oracle Solaris 11, Fujitsu SPARC M10-4S can get to an open mainframe. Absolutely rock servers are ideal for customers needing highly solid, dependable and sophisticated, but with the scalable, reliable servers that increase their system total Solaris binary compatibility necessary to both utilization and performance through virtualization. protect your investments and enhance your business. The combined leverage of Fujitsu’s expertise in mission-critical computing technologies and Its rich virtualization eco-system of extended high-performance processor design, with Oracle’s partitioning and Solaris Containers coupled with expertise in open, scalable, partition-based network dynamic reconfiguration, means non-stop operation computing, provides the overall flexibility to meet and total resource utilization at no extra cost. any task. Benchmark leading performance with the world’s best applications and outstanding processor scalability just add to the capabilities of this most expandable of system platform. Page 1 of 6 www.fujitsu.com/sparc Datasheet Fujitsu SPARC M10-4S Features and benefits Main features Benefits Supreme performance The supreme performance in all commercial servers Highest performance
    [Show full text]
  • Oracle Solaris and Oracle SPARC Systems—Integrated and Optimized for Mission Critical Computing
    An Oracle White Paper September 2010 Oracle Solaris and Oracle SPARC Servers— Integrated and Optimized for Mission Critical Computing Oracle Solaris and Oracle SPARC Systems—Integrated and Optimized for Mission Critical Computing Executive Overview ............................................................................. 1 Introduction—Oracle Datacenter Integration ....................................... 1 Overview ............................................................................................. 3 The Oracle Solaris Ecosystem ........................................................ 3 SPARC Processors ......................................................................... 4 Architected for Reliability ..................................................................... 7 Oracle Solaris Predictive Self Healing ............................................ 7 Highly Reliable Memory Subsystems .............................................. 9 Oracle Solaris ZFS for Reliable Data ............................................ 10 Reliable Networking ...................................................................... 10 Oracle Solaris Cluster ................................................................... 11 Scalable Performance ....................................................................... 14 World Record Performance ........................................................... 16 Sun FlashFire Storage .................................................................. 19 Network Performance ..................................................................
    [Show full text]
  • Sun SPARC Enterprise T5440 Servers
    Sun SPARC Enterprise® T5440 Server Just the Facts SunWIN token 526118 December 16, 2009 Version 2.3 Distribution restricted to Sun Internal and Authorized Partners Only. Not for distribution otherwise, in whole or in part T5440 Server Just the Facts Dec. 16, 2009 Sun Internal and Authorized Partner Use Only Page 1 of 133 Copyrights ©2008, 2009 Sun Microsystems, Inc. All Rights Reserved. Sun, Sun Microsystems, the Sun logo, Sun Fire, Sun SPARC Enterprise, Solaris, Java, J2EE, Sun Java, SunSpectrum, iForce, VIS, SunVTS, Sun N1, CoolThreads, Sun StorEdge, Sun Enterprise, Netra, SunSpectrum Platinum, SunSpectrum Gold, SunSpectrum Silver, and SunSpectrum Bronze are trademarks or registered trademarks of Sun Microsystems, Inc. in the United States and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the United States and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. UNIX is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. T5440 Server Just the Facts Dec. 16, 2009 Sun Internal and Authorized Partner Use Only Page 2 of 133 Revision History Version Date Comments 1.0 Oct. 13, 2008 - Initial version 1.1 Oct. 16, 2008 - Enhanced I/O Expansion Module section - Notes on release tabs of XSR-1242/XSR-1242E rack - Updated IBM 560 and HP DL580 G5 competitive information - Updates to external storage products 1.2 Nov. 18, 2008 - Number
    [Show full text]
  • Threading SIMD and MIMD in the Multicore Context the Ultrasparc T2
    Overview SIMD and MIMD in the Multicore Context Single Instruction Multiple Instruction ● (note: Tute 02 this Weds - handouts) ● Flynn’s Taxonomy Single Data SISD MISD ● multicore architecture concepts Multiple Data SIMD MIMD ● for SIMD, the control unit and processor state (registers) can be shared ■ hardware threading ■ SIMD vs MIMD in the multicore context ● however, SIMD is limited to data parallelism (through multiple ALUs) ■ ● T2: design features for multicore algorithms need a regular structure, e.g. dense linear algebra, graphics ■ SSE2, Altivec, Cell SPE (128-bit registers); e.g. 4×32-bit add ■ system on a chip Rx: x x x x ■ 3 2 1 0 execution: (in-order) pipeline, instruction latency + ■ thread scheduling Ry: y3 y2 y1 y0 ■ caches: associativity, coherence, prefetch = ■ memory system: crossbar, memory controller Rz: z3 z2 z1 z0 (zi = xi + yi) ■ intermission ■ design requires massive effort; requires support from a commodity environment ■ speculation; power savings ■ massive parallelism (e.g. nVidia GPGPU) but memory is still a bottleneck ■ OpenSPARC ● multicore (CMT) is MIMD; hardware threading can be regarded as MIMD ● T2 performance (why the T2 is designed as it is) ■ higher hardware costs also includes larger shared resources (caches, TLBs) ● the Rock processor (slides by Andrew Over; ref: Tremblay, IEEE Micro 2009 ) needed ⇒ less parallelism than for SIMD COMP8320 Lecture 2: Multicore Architecture and the T2 2011 ◭◭◭ • ◮◮◮ × 1 COMP8320 Lecture 2: Multicore Architecture and the T2 2011 ◭◭◭ • ◮◮◮ × 3 Hardware (Multi)threading The UltraSPARC T2: System on a Chip ● recall concurrent execution on a single CPU: switch between threads (or ● OpenSparc Slide Cast Ch 5: p79–81,89 processes) requires the saving (in memory) of thread state (register values) ● aggressively multicore: 8 cores, each with 8-way hardware threading (64 virtual ■ motivation: utilize CPU better when thread stalled for I/O (6300 Lect O1, p9–10) CPUs) ■ what are the costs? do the same for smaller stalls? (e.g.
    [Show full text]
  • Sparc Enterprise T5440 Server Architecture
    SPARC ENTERPRISE T5440 SERVER ARCHITECTURE Unleashing UltraSPARC T2 Plus Processors with Innovative Multi-core Multi-thread Technology White Paper July 2009 TABLE OF CONTENTS THE ULTRASPARC T2 PLUS PROCESSOR 0 THE WORLD'S FIRST MASSIVELY THREADED SYSTEM ON A CHIP (SOC) 0 TAKING CHIP MULTITHREADED DESIGN TO THE NEXT LEVEL 1 ULTRASPARC T2 PLUS PROCESSOR ARCHITECTURE 3 SERVER ARCHITECTURE 8 SYSTEM-LEVEL ARCHITECTURE 8 CHASSIS DESIGN INNOVATIONS 13 ENTERPRISE-CLASS MANAGEMENT AND SOFTWARE 19 SYSTEM MANAGEMENT TECHNOLOGY 19 SCALABILITY AND SUPPORT FOR INNOVATIVE MULTITHREADING TECHNOLOGY21 CONCLUSION 28 0 The UltraSPARC T2 Plus Processors Chapter 1 The UltraSPARC T2 Plus Processors The UltraSPARC T2 and UltraSPARC T2 Plus processors are the industry’s first system on a chip (SoC), supplying the most cores and threads of any general-purpose processor available, and integrating all key system functions. The World's First Massively Threaded System on a Chip (SoC) The UltraSPARC T2 Plus processor eliminates the need for expensive custom hardware and software development by integrating computing, security, and I/O on to a single chip. Binary compatible with earlier UltraSPARC processors, no other processor delivers so much performance in so little space and with such small power requirements letting organizations rapidly scale the delivery of new network services with maximum efficiency and predictability. The UltraSPARC T2 Plus processor is shown in Figure 1. Figure 1. The UltraSPARC T2 Plus processor with CoolThreads technology 1 The UltraSPARC
    [Show full text]
  • Opensparc – an Open Platform for Hardware Reliability Experimentation
    OpenSPARC – An Open Platform for Hardware Reliability Experimentation Ishwar Parulkar and Alan Wood Sun Microsystems, Inc. James C. Hoe and Babak Falsafi Carnegie Mellon University Sarita V. Adve and Josep Torrellas University of Illinois at Urbana- Champaign Subhasish Mitra Stanford University IEEE SELSE 4 - March 26, 2008 www.OpenSPARC.net Outline 1.Chip Multi-threading (CMT) 2.OpenSPARC T2 and T1 processors 3.Reliability in OpenSPARC processors 4.What is available in OpenSPARC 5.Current university research using OpenSPARC 6.Future research directions IEEE SELSE 4 – March 26, 2008 2 www.OpenSPARC.net World's First 64-bit Open Source Microprocessor OpenSPARC.net Governed by GPLv2 Complete processor architecture & implementation Register Transfer Level (RTL) Hypervisor API Verification suite and architectural models Simulation model for operating system bringup on s/w IEEE SELSE 4 – March 26, 2008 3 www.OpenSPARC.net Chip Multithreading (CMT) Instruction- Low Low Low Medium Low High level Parallelism Thread-level Parallelism High High High High High Instruction/Data Large Large Medium Large Large Working Set Data Sharing Low Medium High Medium High Medium IEEE SELSE 4 – March 26, 2008 4 www.OpenSPARC.net Memory Bottleneck Relative Performance 10000 CPU Frequency DRAM Speeds 1000 2 Years 100 Every Gap 2x -- CPU 6 10 -- 2x Every DRAM Years 1 1980 1985 1990 1995 2000 2005 Source: Sun World Wide Analyst Conference Feb. 25, 2003 IEEE SELSE 4 – March 26, 2008 5 www.OpenSPARC.net Single Threading HURRY Up to 85% Cycles Waiting for Memory
    [Show full text]
  • Exploiting Simple Analytical Models for Modeling Hardware Accelerators
    Exploiting Simple Analytical Models for Modeling Hardware Accelerators by Muhammad Shoaib Bin Altaf A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical & Computer Engineering) at the UNIVERSITY OF WISCONSIN–MADISON 2016 Date of final oral examination: 12/08/2016 The dissertation is approved by the following members of the Final Oral Committee: Mark Hill, Professor, Computer Science Mikko Lipasti, Professor, Electrical & Computer Engineering Karthikeyan Sankaralingam, Associate Professor, Computer Science Michael Swift, Associate Professor, Computer Science David Wood, Professor, Computer Science © Copyright by Muhammad Shoaib Bin Altaf 2016 All Rights Reserved i To my parents Tehseen Kausar and Sheikh Altaf Hussain, and my wife Iram Majeed for their love and support. ii acknowledgments I consider myself fortunate enough to work under the guidance of my advisor, David Wood. I would not have completed my thesis without his support. Working with David, can be a challenge in the beginning and you take time in getting settled with his unique style of mentoring. He gave me the freedom to choose a problem of my own choice but made sure that I stayed on the right path. He has a knack for communicating ideas succinctly, and expects (and forces) his students to develop the same. Thanks to David, I consider myself a better writer and researcher. Thanks David. I am also thankful to my committee members for providing useful feedback and com- ments on my work. Mark Hill encouraged and showed excitement about the modeling framework right form the beginning. His advice on making slides has helped me become a better presenter.
    [Show full text]
  • Table of Contents
    1 Copyright © 2013, Oracle and/or its affiliates. All rights reserved. Safe Harbor Statement The following is intended to outline our general product direction. It is intended for information purposes only, and may not be incorporated into any contract. It is not a commitment to deliver any material, code, or functionality, and should not be relied upon in making purchasing decisions. The development, release, and timing of any features or functionality described for Oracle’s products remains at the sole discretion of Oracle. 2 Copyright © 2013, Oracle and/or its affiliates. All rights reserved. Eine phatastische Reise ins Innere der Hardware Franz Haberhauer Stefan Hinker Oracle Hardware in 3D 5 Copyright © 2013, Oracle and/or its affiliates. All rights reserved. T5 and M5 PCIe Carrier Card . Supports standard low-profile PCIe cards Air Flow PCIe Retimer x16 Connector (x8 electrical) 6 Copyright © 2013, Oracle and/or its affiliates. All rights reserved. PCIe Data Paths: Full System . Two root complexes per T5 processor . Each PCIe port on a T5 processor controls a single PCIe slot 7 Copyright © 2013, Oracle and/or its affiliates. All rights reserved. T5-2 Block Diagram DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB T5-0 T5-1 CPU CPU TPM Host & CPU PCIe Debug CPU PCIe Debug Data Flash DC/DCs 0 1 Port DC/DCs 0 1 Port x8 x8 FPGA x8 x4 x8 x1 HDD0 DBG SAS/SATA x1 HDD0 IO Controller x4 x4 PCIe PCIe SP Module HDD0 get rid of all inside x8 x8 SAS/SATA smallSwitch boxes 0 Switch 1 FRUID HDD0 IO Controller Sideband Mgmt DRAM HDD0 USB 1.1 Keyboard Mouse Service SPI x8 USB 3.0 x8 USB 2.0 Storage Flash HDD0 Host Processor SATA DVD NAND USB 2.0 Hub USB USB 3.0 USB Internal USB Hub VGA VGA REAR IO Board USB2 USB3 VGA USB0 USB1 VGA Serial Enet Quad 10Gig Enet DB15 Mgmt Mgmt Slot 2 (8) 2 Slot (8) 3 Slot (8) 4 Slot (8) 5 Slot (8) 6 Slot (8) 7 Slot (8) 8 Slot Slot 1 (8) 1 Slot 10/100 FAN BOARD REAR IO 8 Copyright © 2013, Oracle and/or its affiliates.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Consolidating the Sun Store Onto Sun Fire™ T2000 Servers How Sun It Uses the Ultrasparc® T1 Processor with Coolthreads™ Technology and Solaris™ Containers
    CONSOLIDATING THE SUN STORE ONTO SUN FIRE™ T2000 SERVERS HOW SUN IT USES THE ULTRASPARC® T1 PROCESSOR WITH COOLTHREADS™ TECHNOLOGY AND SOLARIS™ CONTAINERS Casey Costley, Sun IT Chief Technology Office Srinivasa Bodicharla, Sun Services IT Operations Brad Coates, Sun Services IT Operations Yunas Nadiadi, Sun IT Strategy and Architecture Ragu Venkatesan, Sun IT Business Engagement and Applications Sun BluePrints™ OnLine — October 2007 A Sun CoolThreads™ Technology Solution Part No 819-5148-11 Revision 1.1, 10/2/07 Edition: October 2007 © 2005-2007 Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, CA 95054 USA All rights reserved. This product or document is protected by copyright and distributed under licenses restricting its use, copying, distribution, and decompilation. No part of this product or document may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any. Third-party software, including font technology, is copyrighted and licensed from Sun suppliers. Parts of the product may be derived from Berkeley BSD systems, licensed from the University of California. Sun, Sun Microsystems, the Sun logo, BluePrints, CoolThreads, Java, JavaServer Pages, JumpStart, Solaris, StorEdge, Sun Blade, and Sun Fire are trademarks, registered trademarks, or service marks of Sun Microsystems, Inc. in the U.S. and other countries. UNIX is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the U.S. and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc.
    [Show full text]