DOCSLIB.ORG

CHAPTER 2 PIC® Microcontroller Low Power Tips 'N Tricks

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

PIC® Microcontroller Low Power Tips ‘n Tricks CHAPTER 2 PIC® Microcontroller Low Power Tips ‘n Tricks Table Of Contents TIPS ‘N TRICKS INTRODUCTION Microchip continues to provide innovative products that are smaller, faster, easier to GENERAL LOW POWER TIPS ‘N TRICKS use and more reliable. The Flash-based PIC® TIP #1 Switching Off External Circuits/ microcontrollers (MCUs) are used in an wide Duty Cycle .......................................... 2-2 range of everyday products, from smoke TIP #2 Power Budgeting ................................ 2-3 detectors, hospital ID tags and pet containment TIP #3 Configuring Port Pins ......................... 2-4 systems, to industrial, automotive and medical TIP #4 Use High-Value Pull-Up Resistors ...... 2-4 products. TIP #5 Reduce Operating Voltage ................. 2-4 TIP #6 Use an External Source for PIC MCUs featuring nanoWatt technology CPU Core Voltage .............................. 2-5 implement a variety of important features which TIP #7 Battery Backup for PIC MCUs ........... 2-6 have become standard in PIC microcontrollers. Since the release of nanoWatt technology, DYNAMIC OPERATION TIPS ‘N TRICKS changes in MCU process technology and TIP #8 Enhanced PIC16 Mid-Range Core ..... 2-6 improvements in performance have resulted in TIP #9 Two-Speed Start-Up ........................... 2-7 new requirements for lower power. PIC MCUs TIP #10 Clock Switching .................................. 2-7 with nanoWatt eXtreme Low Power (nanoWatt TIP #11 Use Internal RC Oscillators ................ 2-7 XLP™) improve upon the original nanoWatt TIP #12 Internal Oscillator Calibration ............. 2-8 technology by dramatically reducing static TIP #13 Idle and Doze Modes ......................... 2-8 power consumption and providing new flexibility TIP #14 Use NOP and Idle Mode ...................... 2-9 for dynamic power management. TIP #15 Peripheral Module Disable The following series of Tips n’ Tricks can be (PMD) Bits .......................................... 2-9 applied to many applications to make the most STATIC POWER REDUCTION TIPS ‘N TRICKS of PIC MCU nanoWatt and nanoWatt XLP TIP #16 Deep Sleep Mode ...............................2-10 devices. TIP #17 Extended WDT and Deep Sleep WDT .........................................2-10 GENERAL LOW POWER TIPS ‘N TIP #18 Low Power Timer1 Oscillator TRICKS and RTCC...........................................2-10 TIP #19 Low Power Timer1 Oscillator Layout .. 2-11 The following tips can be used with all PIC TIP #20 Use LVD to Detect Low Battery .......... 2-11 MCUs to reduce the power consumption of TIP #21 Use Peripheral FIFO and DMA ........... 2-11 almost any application. TIP #22 Ultra Low-Power Wake-Up Peripheral ........................... 2-12 © 2009 Microchip Technology Inc. DS01146B-Page 2-1 PIC® Microcontroller Low Power Tips ‘n Tricks TIP #1 Switching Off External Example: Circuits/Duty Cycle The application is a long duration data recorder. All the low power modes in the world won’t help It has a sensor, an EEPROM, a battery and a your application if you are unable to control microprocessor. Every two seconds, it must the power used by circuits external to the take a sensor reading, scale the sensor data, microprocessor. Lighting an LED is equivalent store the scaled data in EEPROM and wait for to running most PIC MCUs at 5V-20 MHz. the next sensor reading. When you are designing your circuitry, decide what physical modes or states are required and partition the electronics to shutdown unneeded circuitry. Figure: 1-1 C2 0.1 µF U1 VDD R2 R4 R5 10k 10k 100k MCLR RA0 RB0/INT U2 R3 RA1 RB1 VCC A0 3.3V F 1k RA2 RB2 WP A1 µ 1 C1 RA3 RB3 SCL A2 0. RA4/TOCKI RB4 SDA GND RB5 Serial EEPROM OSC1/CLKIN RB6 Y1 R1 OSC2/CLKOUT RB7 C3 100k 22 pF VSS 32.768 kHz C5 C4 33 pF PIC16F819 33 pF The system shown above is very simple In Figure 1-2, I/O pins are used to power the and clearly has all the parts identified in the EEPROM and the sensor. Many PIC MCU requirements. Unfortunately, it has a few devices can source up to 20 mA of current problems in that the EEPROM, the sensor, and from each I/O, so there is no need to provide its bias circuit, are energized all the time. To additional components to switch the power. get the minimum current draw for this design, If more current than can be sourced by the PIC it would be advantageous to shutdown these MCU is required, the PIC MCU can instead circuits when they are not required. enable and disable a MOSFET to power Figure: 1-2 the circuit. Refer to the data sheet for drive capabilities for a specific device. C2 0.1 µF U1 VDD R5 R4 R2 100k 10k MCLR 10k RA0 RB0/INT U2 R3 RA1 RB1 VCC A0 1k 3.3V F RA2 RB2 WP A1 µ C1 RA3 RB3 SCL A2 0.1 RA4/TOCKI RB4 SDA GND RB5 Serial EEPROM OSC1/CLKIN RB6 Y1 R1 OSC2/CLKOUT RB7 C3 100k 22 pF VSS 32.768 kHz C5 C4 33 pF PIC16F819 33 pF Page 2-2-DS01146B © 2009 Microchip Technology Inc. PIC® Microcontroller Low Power Tips ‘n Tricks TIP #2 Power Budgeting Computing Battery Life Power budgeting is a technique that is critical to Using the average current from the calculated predicting current consumption and battery life. power budget, it is possible to determine Power budgeting is performed by calculating how long a battery will be able to power the the total charge for each mode of operation application. Table 2 shows lifetimes for typical of an application by multiplying that mode’s battery types using the average power from current consumption by the time in the mode Table 1. for a single application loop. The charge for Capacity Life each mode is added, then averaged over the Battery total loop time to get average current. Table 1 (mAh) Hours Days Months Years calculates a power budget using the application CR1212 18 4180 174 5.8 .48 from Figure 2 in Tip #1 using a typical nanoWatt CR1620 75 17417 726 24.2 1.99 XLP device. CR2032 220 51089 2129 71.0 5.83 Time Current (mA) Charge Alkaline AAA 1250 290276 12095 403.2 33.14 in Current * Mode Alkaline AA 2890 671118 27963 932.1 76.61 Mode By Mode Time Device Total (mS) (mA * Sec) Li-ion* 850 197388 8224 274.1 22.53 Sleep NOTE: Calculations are based on average current draw only and MCU Sleep 0.00005 do not include battery self-discharge. Sensor Off 1989 0 5.00E-05 9.95E-05 EEPROM Off 0 *Varies by size; value used is typical. Initialize MCU Sleep 0.00005 After completing a power budget, it is very easy Sensor On 1 0.0165 1.66E-02 1.66E-05 to determine the battery size required to meet EEPROM Off 0 the application requirements. If too much power Sample Sensor is consumed, it is simple to determine where MCU Run 0.048 additional effort needs to be placed to reduce Sensor On 1 0.0165 6.45E-02 6.45E-05 EEPROM Off 0 the power consumption. Scaling MCU Run 0.048 Sensor Off 1 0 4.80E-02 4.80E-05 EEPROM Off 0 Storing MCU Run 0.048 Sensor Off 8 0 1.05E+00 8.38E-03 EEPROM On 1 Total 2000 — — 8.61E-03 Average Current = 8.61e-3 mA*Sec 2000e-3 Sec = 0.0043 mA Peak Current 1.05 mA © 2009 Microchip Technology Inc. DS01146B-Page 2-3 PIC® Microcontroller Low Power Tips ‘n Tricks TIP #3 Configuring Port Pins TIP #4 Use High-Value Pull-Up All PIC MCUs have bidirectional I/O pins. Some Resistors of these pins have analog input capabilities. It It is more power efficient to use larger pull-up is very important to pay attention to the signals resistors on I/O pins such as MCLR, I2C™ applied to these pins so the least amount of signals, switches and for resistor dividers. For power will be consumed. example, a typical I2C pull-up is 4.7k. However, 2 Unused Port Pins when the I C is transmitting and pulling a line low, this consumes nearly 700 uA of current for If a port pin is unused, it may be left each bus at 3.3V. By increasing the size of the unconnected but configured as an output pin I2C pull-ups to 10k, this current can be halved. driving to either state (high or low), or it may The tradeoff is a lower maximum I2C bus be configured as an input with an external speed, but this can be a worthwhile trade in for resistor (about 10 kΩ) pulling it to VDD or VSS . many low power applications. This technique is If configured as an input, only the pin input especially useful in cases where the pull-up can leakage current will be drawn through the be increased to a very high resistance such as pin (the same current would flow if the pin 100k or 1M. was connected directly to VDD or VSS ). Both options allow the pin to be used later for either TIP #5 Reduce Operating Voltage input or output without significant hardware Reducing the operating voltage of the device, modifications. VDD , is a useful step to reduce the overall power consumption. When running, power Digital Inputs consumption is mainly influenced by the clock A digital input pin consumes the least amount speed. When sleeping, the most significant of power when the input voltage is near VDD factor is leakage in the transistors. At lower or VSS . If the input voltage is near the midpoint voltages, less charge is required to switch the between VDD and VSS , the transistors inside the system clocks and transistors leak less current.
Recommended publications
  • Power Management 24

    Power Management 24

    Power Management 24 The embedded Pentium® processor family implements Intel’s System Management Mode (SMM) architecture. This chapter describes the hardware interface to SMM and Clock Control. 24.1 Power Management Features • System Management Interrupt can be delivered through the SMI# signal or through the local APIC using the SMI# message, which enhances the SMI interface, and provides for SMI delivery in APIC-based Pentium processor dual processing systems. • In dual processing systems, SMIACT# from the bus master (MRM) behaves differently than in uniprocessor systems. If the LRM processor is the processor in SMM mode, SMIACT# will be inactive and remain so until that processor becomes the MRM. • The Pentium processor is capable of supporting an SMM I/O instruction restart. This feature is automatically disabled following RESET. To enable the I/O instruction restart feature, set bit 9 of the TR12 register to “1”. • The Pentium processor default SMM revision identifier has a value of 2 when the SMM I/O instruction restart feature is enabled. • SMI# is NOT recognized by the processor in the shutdown state. 24.2 System Management Interrupt Processing The system interrupts the normal program execution and invokes SMM by generating a System Management Interrupt (SMI#) to the processor. The processor will service the SMI# by executing the following sequence. See Figure 24-1. 1. Wait for all pending bus cycles to complete and EWBE# to go active. 2. The processor asserts the SMIACT# signal while in SMM indicating to the system that it should enable the SMRAM. 3. The processor saves its state (context) to SMRAM, starting at address location SMBASE + 0FFFFH, proceeding downward in a stack-like fashion.
  • Power Management Using FPGA Architectural Features Abu Eghan, Principal Engineer Xilinx Inc

    Power Management Using FPGA Architectural Features Abu Eghan, Principal Engineer Xilinx Inc

    Power Management Using FPGA Architectural Features Abu Eghan, Principal Engineer Xilinx Inc. Agenda • Introduction – Impact of Technology Node Adoption – Programmability & FPGA Expanding Application Space – Review of FPGA Power characteristics • Areas for power consideration – Architecture Features, Silicon design & Fabrication – now and future – Power & Package choices – Software & Implementation of Features – The end-user choices & Enablers • Thermal Management – Enabling tools • Summary Slide 2 2008 MEPTEC Symposium “The Heat is On” Abu Eghan, Xilinx Inc Technology Node Adoption in FPGA • New Tech. node Adoption & level of integration: – Opportunities – at 90nm, 65nm and beyond. FPGAs at leading edge of node adoption. • More Programmable logic Arrays • Higher clock speeds capability and higher performance • Increased adoption of Embedded Blocks: Processors, SERDES, BRAMs, DCM, Xtreme DSP, Ethernet MAC etc – Impact – general and may not be unique to FPGA • Increased need to manage leakage current and static power • Heat flux (watts/cm2) trend is generally up and can be non-uniform. • Potentially higher dynamic power as transistor counts soar. • Power Challenges -- Shared with Industry – Reliability limitation & lower operating temperatures – Performance & Cost Trade-offs – Lower thermal budgets – Battery Life expectancy challenges Slide 3 2008 MEPTEC Symposium “The Heat is On” Abu Eghan, Xilinx Inc FPGA-101: FPGA Terms • FPGA – Field Programmable Gate Arrays • Configurable Logic Blocks – used to implement a wide range of arbitrary digital
  • Clock Gating for Power Optimization in ASIC Design Cycle: Theory & Practice

    Clock Gating for Power Optimization in ASIC Design Cycle: Theory & Practice

    Clock Gating for Power Optimization in ASIC Design Cycle: Theory & Practice Jairam S, Madhusudan Rao, Jithendra Srinivas, Parimala Vishwanath, Udayakumar H, Jagdish Rao SoC Center of Excellence, Texas Instruments, India (sjairam, bgm-rao, jithendra, pari, uday, j-rao) @ti.com 1 AGENDA • Introduction • Combinational Clock Gating – State of the art – Open problems • Sequential Clock Gating – State of the art – Open problems • Clock Power Analysis and Estimation • Clock Gating In Design Flows JS/BGM – ISLPED08 2 AGENDA • Introduction • Combinational Clock Gating – State of the art – Open problems • Sequential Clock Gating – State of the art – Open problems • Clock Power Analysis and Estimation • Clock Gating In Design Flows JS/BGM – ISLPED08 3 Clock Gating Overview JS/BGM – ISLPED08 4 Clock Gating Overview • System level gating: Turn off entire block disabling all functionality. • Conditions for disabling identified by the designer JS/BGM – ISLPED08 4 Clock Gating Overview • System level gating: Turn off entire block disabling all functionality. • Conditions for disabling identified by the designer • Suspend clocks selectively • No change to functionality • Specific to circuit structure • Possible to automate gating at RTL or gate-level JS/BGM – ISLPED08 4 Clock Network Power JS/BGM – ISLPED08 5 Clock Network Power • Clock network power consists of JS/BGM – ISLPED08 5 Clock Network Power • Clock network power consists of – Clock Tree Buffer Power JS/BGM – ISLPED08 5 Clock Network Power • Clock network power consists of – Clock Tree Buffer
  • Computer Architecture Techniques for Power-Efficiency

    Computer Architecture Techniques for Power-Efficiency

    MOCL005-FM MOCL005-FM.cls June 27, 2008 8:35 COMPUTER ARCHITECTURE TECHNIQUES FOR POWER-EFFICIENCY i MOCL005-FM MOCL005-FM.cls June 27, 2008 8:35 ii MOCL005-FM MOCL005-FM.cls June 27, 2008 8:35 iii Synthesis Lectures on Computer Architecture Editor Mark D. Hill, University of Wisconsin, Madison Synthesis Lectures on Computer Architecture publishes 50 to 150 page publications on topics pertaining to the science and art of designing, analyzing, selecting and interconnecting hardware components to create computers that meet functional, performance and cost goals. Computer Architecture Techniques for Power-Efficiency Stefanos Kaxiras and Margaret Martonosi 2008 Chip Mutiprocessor Architecture: Techniques to Improve Throughput and Latency Kunle Olukotun, Lance Hammond, James Laudon 2007 Transactional Memory James R. Larus, Ravi Rajwar 2007 Quantum Computing for Computer Architects Tzvetan S. Metodi, Frederic T. Chong 2006 MOCL005-FM MOCL005-FM.cls June 27, 2008 8:35 Copyright © 2008 by Morgan & Claypool All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means—electronic, mechanical, photocopy, recording, or any other except for brief quotations in printed reviews, without the prior permission of the publisher. Computer Architecture Techniques for Power-Efficiency Stefanos Kaxiras and Margaret Martonosi www.morganclaypool.com ISBN: 9781598292084 paper ISBN: 9781598292091 ebook DOI: 10.2200/S00119ED1V01Y200805CAC004 A Publication in the Morgan & Claypool Publishers
  • Hardware Monitoring

    Hardware Monitoring

    HARDWARE MONITORING SECTION 7 HARDWARE MONITORING Walt Kester INTRODUCTION Today's computers require that hardware as well as software operate properly, in spite of the many things that can cause a system crash or lockup. The purpose of hardware monitoring is to monitor the critical items in a computing system and take corrective action should problems occur. Microprocessor supply voltage and temperature are two critical parameters. If the supply voltage drops below a specified minimum level, further operations should be halted until the voltage returns to acceptable levels. In some cases, it is desirable to reset the microprocessor under "brownout" conditions. It is also common practice to reset the microprocessor on power-up or power-down. Switching to a battery backup may be required if the supply voltage is low. Under low voltage conditions it is mandatory to inhibit the microprocessor from writing to external CMOS memory by inhibiting the Chip Enable signal to the external memory. Many microprocessors can be programmed to periodically output a "watchdog" signal. Monitoring this signal gives an indication that the processor and its software are functioning properly and that the processor is not stuck in an endless loop. The need for hardware monitoring has resulted in a number of ICs, traditionally called "microprocessor supervisory products," which perform some or all of the above functions. These devices range from simple manual reset generators (with debouncing) to complete microcontroller-based monitoring sub-systems with on-chip temperature sensors and ADCs. The ADM8691-series (see Figures 7.1 and 7.2) are examples of traditional microprocessor supervisory circuits.
  • Dynamic Voltage/Frequency Scaling and Power-Gating of Network-On-Chip with Machine Learning

    Dynamic Voltage/Frequency Scaling and Power-Gating of Network-On-Chip with Machine Learning

    Dynamic Voltage/Frequency Scaling and Power-Gating of Network-on-Chip with Machine Learning A thesis presented to the faculty of the Russ College of Engineering and Technology of Ohio University In partial fulfillment of the requirements for the degree Master of Science Mark A. Clark May 2019 © 2019 Mark A. Clark. All Rights Reserved. 2 This thesis titled Dynamic Voltage/Frequency Scaling and Power-Gating of Network-on-Chip with Machine Learning by MARK A. CLARK has been approved for the School of Electrical Engineering and Computer Science and the Russ College of Engineering and Technology by Avinash Karanth Professor of Electrical Engineering and Computer Science Dennis Irwin Dean, Russ College of Engineering and Technology 3 Abstract CLARK, MARK A., M.S., May 2019, Electrical Engineering Dynamic Voltage/Frequency Scaling and Power-Gating of Network-on-Chip with Machine Learning (89 pp.) Director of Thesis: Avinash Karanth Network-on-chip (NoC) continues to be the preferred communication fabric in multicore and manycore architectures as the NoC seamlessly blends the resource efficiency of the bus with the parallelization of the crossbar. However, without adaptable power management the NoC suffers from excessive static power consumption at higher core counts. Static power consumption will increase proportionally as the size of the NoC increases to accommodate higher core counts in the future. NoC also suffers from excessive dynamic energy as traffic loads fluctuate throughout the execution of an application. Power- gating (PG) and Dynamic Voltage and Frequency Scaling (DVFS) are two highly effective techniques proposed in literature to reduce static power and dynamic energy in the NoC respectively.
  • Rog Strix Z390-E Gaming

    Rog Strix Z390-E Gaming

    ROG STRIX Z390-E GAMING BIOS Manual Motherboard E14965 First Edition November 2018 Copyright© 2018 ASUSTeK COMPUTER INC. All Rights Reserved. No part of this manual, including the products and software described in it, may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means, except documentation kept by the purchaser for backup purposes, without the express written permission of ASUSTeK COMPUTER INC. (“ASUS”). Product warranty or service will not be extended if: (1) the product is repaired, modified or altered, unless such repair, modification of alteration is authorized in writing by ASUS; or (2) the serial number of the product is defaced or missing. ASUS PROVIDES THIS MANUAL “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OR CONDITIONS OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL ASUS, ITS DIRECTORS, OFFICERS, EMPLOYEES OR AGENTS BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES (INCLUDING DAMAGES FOR LOSS OF PROFITS, LOSS OF BUSINESS, LOSS OF USE OR DATA, INTERRUPTION OF BUSINESS AND THE LIKE), EVEN IF ASUS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES ARISING FROM ANY DEFECT OR ERROR IN THIS MANUAL OR PRODUCT. SPECIFICATIONS AND INFORMATION CONTAINED IN THIS MANUAL ARE FURNISHED FOR INFORMATIONAL USE ONLY, AND ARE SUBJECT TO CHANGE AT ANY TIME WITHOUT NOTICE, AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY ASUS. ASUS ASSUMES NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR INACCURACIES THAT MAY APPEAR IN THIS MANUAL, INCLUDING THE PRODUCTS AND SOFTWARE DESCRIBED IN IT.
  • Power Reduction Techniques for Microprocessor Systems

    Power Reduction Techniques for Microprocessor Systems

    Power Reduction Techniques For Microprocessor Systems VASANTH VENKATACHALAM AND MICHAEL FRANZ University of California, Irvine Power consumption is a major factor that limits the performance of computers. We survey the “state of the art” in techniques that reduce the total power consumed by a microprocessor system over time. These techniques are applied at various levels ranging from circuits to architectures, architectures to system software, and system software to applications. They also include holistic approaches that will become more important over the next decade. We conclude that power management is a multifaceted discipline that is continually expanding with new techniques being developed at every level. These techniques may eventually allow computers to break through the “power wall” and achieve unprecedented levels of performance, versatility, and reliability. Yet it remains too early to tell which techniques will ultimately solve the power problem. Categories and Subject Descriptors: C.5.3 [Computer System Implementation]: Microcomputers—Microprocessors;D.2.10 [Software Engineering]: Design— Methodologies; I.m [Computing Methodologies]: Miscellaneous General Terms: Algorithms, Design, Experimentation, Management, Measurement, Performance Additional Key Words and Phrases: Energy dissipation, power reduction 1. INTRODUCTION of power; so much power, in fact, that their power densities and concomitant Computer scientists have always tried to heat generation are rapidly approaching improve the performance of computers. levels comparable to nuclear reactors But although today’s computers are much (Figure 1). These high power densities faster and far more versatile than their impair chip reliability and life expectancy, predecessors, they also consume a lot increase cooling costs, and, for large Parts of this effort have been sponsored by the National Science Foundation under ITR grant CCR-0205712 and by the Office of Naval Research under grant N00014-01-1-0854.
  • Happy: Hyperthread-Aware Power Profiling Dynamically

    Happy: Hyperthread-Aware Power Profiling Dynamically

    HaPPy: Hyperthread-aware Power Profiling Dynamically Yan Zhai, University of Wisconsin; Xiao Zhang and Stephane Eranian, Google Inc.; Lingjia Tang and Jason Mars, University of Michigan https://www.usenix.org/conference/atc14/technical-sessions/presentation/zhai This paper is included in the Proceedings of USENIX ATC ’14: 2014 USENIX Annual Technical Conference. June 19–20, 2014 • Philadelphia, PA 978-1-931971-10-2 Open access to the Proceedings of USENIX ATC ’14: 2014 USENIX Annual Technical Conference is sponsored by USENIX. HaPPy: Hyperthread-aware Power Profiling Dynamically Yan Zhai Xiao Zhang, Stephane Eranian Lingjia Tang, Jason Mars University of Wisconsin Google Inc. University of Michigan [email protected] xiaozhang,eranian @google.com lingjia,profmars @eesc.umich.edu { } { } Abstract specified power threshold by suspending a subset of jobs. Quantifying the power consumption of individual appli- Scheduling can also be used to limit processor utilization cations co-running on a single server is a critical compo- to reach energy consumption goals. Beyond power bud- nent for software-based power capping, scheduling, and geting, pricing the power consumed by jobs in datacen- provisioning techniques in modern datacenters. How- ters is also important in multi-tenant environments. ever, with the proliferation of hyperthreading in the last One capability that proves critical in enabling software few generations of server-grade processor designs, the to monitor and manage power resources in large-scale challenge of accurately and dynamically performing this datacenter infrastructures is the attribution of power con- power attribution to individual threads has been signifi- sumption to the individual applications co-running on cantly exacerbated.
  • Learning-Directed Dynamic Voltage and Frequency Scaling Scheme with Adjustable Performance for Single-Core and Multi-Core Embedded and Mobile Systems †

    Learning-Directed Dynamic Voltage and Frequency Scaling Scheme with Adjustable Performance for Single-Core and Multi-Core Embedded and Mobile Systems †

    sensors Article Learning-Directed Dynamic Voltage and Frequency Scaling Scheme with Adjustable Performance for Single-Core and Multi-Core Embedded and Mobile Systems † Yen-Lin Chen 1,* , Ming-Feng Chang 2, Chao-Wei Yu 1 , Xiu-Zhi Chen 1 and Wen-Yew Liang 1 1 Department of Computer Science and Information Engineering, National Taipei University of Technology, Taipei 10608, Taiwan; [email protected] (C.-W.Y.); [email protected] (X.-Z.C.); [email protected] (W.-Y.L.) 2 MediaTek Inc., Hsinchu 30078, Taiwan; [email protected] * Correspondence: [email protected]; Tel.: +886-2-27712171 (ext. 4239) † This paper is an expanded version of “Learning-Directed Dynamic Volt-age and Frequency Scaling for Computation Time Prediction” published in Proceedings of 2011 IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications, Changsha, China, 16–18 November 2011. Received: 6 August 2018; Accepted: 8 September 2018; Published: 12 September 2018 Abstract: Dynamic voltage and frequency scaling (DVFS) is a well-known method for saving energy consumption. Several DVFS studies have applied learning-based methods to implement the DVFS prediction model instead of complicated mathematical models. This paper proposes a lightweight learning-directed DVFS method that involves using counter propagation networks to sense and classify the task behavior and predict the best voltage/frequency setting for the system. An intelligent adjustment mechanism for performance is also provided to users under various performance requirements. The comparative experimental results of the proposed algorithms and other competitive techniques are evaluated on the NVIDIA JETSON Tegra K1 multicore platform and Intel PXA270 embedded platforms.
  • Optimization of Clock Gating Logic for Low Power LSI Design

    Optimization of Clock Gating Logic for Low Power LSI Design

    Optimization of Clock Gating Logic for Low Power LSI Design Xin MAN September 2012 Waseda University Doctoral Dissertation Optimization of Clock Gating Logic for Low Power LSI Design Xin MAN Graduate School of Information, Production and Systems Waseda University September 2012 Abstract Power consumption has become a major concern for usability and reliability problems of semiconductor products, especially with the significant spread of portable devices, like smartphone in recent years. Major source of dynamic power consumption is the clock tree which may account for 45% of the system power, and clock gating is a widely used technique to reduce this portion of power dissipation. The basic idea of clock gating is to reduce the dynamic power consumption of registers by switching off unnecessary clock signals to the registers selectively depending on the control signal without violating the functional correctness. Clock gating may lead to a considerable power reduction of overall system with proper control signals. Since the clock gating logic consumes chip area and power, it is imperative to minimize the number of inserted clock gating cells and their switching activity for power optimization. Commercial tools support clock gating as a power optimization feature based on the guard signal described in HDL and the minimum number of registers injecting the clock gating cell specified as the synthesis option (structural method). However, this approach requires manual identification of proper control signals and the proper grouping of registers to be gated. That is hard and designer-intensive work. Automatic clock gating generation and optimization is necessary. In this dissertation, we focus on the optimization of clock gating logic i ii based on switching activity analysis including clock gating control candidate extraction from internal signals in the original design and optimum control signal selection considering sharing of a clock gating cell among multiple registers for power and area optimization.
  • Single-Phase PWM Controller for CPU / GPU Core Power Supply General Description Features

    Single-Phase PWM Controller for CPU / GPU Core Power Supply General Description Features

    RT8152E/F Single-Phase PWM Controller for CPU / GPU Core Power Supply General Description Features The RT8152E/F is a single phase PWM controller with l Single Phase PWM Controller with Integrated integrated MOSFET drivers. Moreover, it is compliant with MOSFET Driver Intel IMVP6.5 Voltage Regulator Specification to fulfill its l Low-Gain Compensator with CCRCOT Topology mobile CPU core and Render core voltage regulator (Constant Current Ripple Constant On Time) requirements. The RT8152E/F adopts G-NAVP (Green- l 7-bit DAC Native AVP), which is a Richtek's proprietary topology l 0.8% DAC Accuracy derived from finite DC gain compensator constant on-time l 1.5% or 11.5mV System Accuracy mode, making it an easy setting PWM controller meeting l Fixed VBOOT (For CPU Core Only) all Intel AVP (Active Voltage Positioning) mobile CPU/ l Differential Remote Voltage Sensing Render requirements. The output voltage of the RT8152E/ l G-NAVP Topology (Green-Native AVP) F is set by 7-bit VID code. The built-in high accuracy DAC l Programmable Output Transition Slew Rate Control converts the VID code ranging from 0V to 1.5V with l System Thermal Compensated AVP 12.5mV per step. The system accuracy of the controller l Ringing Free Mode at Light Load Condition can reach 1.5%. The part supports VID on-the-fly and mode l Fast Transient Response change on-the-fly functions that are fully compliant with l IMVP6.5 Compatible Power Management States IMVP6.5 specification. It operates in single phase and l Power Good diode emulation modes.