DOCSLIB.ORG

Estudio De Arquitecturas En Soft-Proccesors Y Comparativa De Rendimiento Y Consumo Con Procesadores Comerciales

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Estudio De Arquitecturas En Soft-Proccesors Y Comparativa De Rendimiento Y Consumo Con Procesadores Comerciales Universidad Carlos III de Madrid Escuela Politécnica Superior Ingeniería Informática Proyecto Fin de Carrera Madrid, Octubre 2012 Estudio de arquitecturas en soft-proccesors y comparativa de rendimiento y consumo con procesadores comerciales Autor: Víctor Nieto Talaván Tutores: David Expósito Singh Oscar Pérez Alonso Estudio de arquitecturas en soft-proccesors y comparativa de rendimiento y consumo con procesadores comerciales Víctor Nieto Talaván 2 Estudio de arquitecturas en soft-proccesors y comparativa de rendimiento y consumo con procesadores comerciales Agradecimientos Este proyecto se lo quiero agradecer de la mejor manera posible a toda la gente que me ha apoyado a lo largo de mi vida, en especial a toda mi familia. Mi hermano Marcos, mis padres Julio y Mari Carmen, y mi novia Bea forman parte de mi día a día, y sin ellos no habría conseguido seguir adelante. Siempre han estado ahí para todo, para lo bueno y lo malo, y eso es lo mejor que me ha podido pasar. En segundo lugar se lo quiero agradecer a mis amigos, David, Castre, Fombe, Honorio, Marta y Rocío, por ser capaces de aguantarme y animarme todo este tiempo. Tampoco puedo olvidar los buenos momentos que he pasado con mis compañeros de clase, Champi, Cristian, Sohrab, Alberto, Juanto y un largo etc. de personas que han conseguido hacerme sacar una carcajada y una sonrisa. Finalmente, me gustaría agradecer enormemente toda la ayuda que he recibido por parte de mis tutores, David y Oscar, por su gran apoyo en este proyecto, sus conocimientos y su paciencia. No olvidaré los buenos momentos pasados con la gente del laboratorio, por todas las risas que he podido compartir con ellos y por conseguir hacer que finalice este proyecto. A todos ellos, gracias de todo corazón. “El logro más impresionante de la industria del software es su continua anulación de los constantes y asombrosos logros de la industria del hardware” Henry Petroski Víctor Nieto Talaván 3 Estudio de arquitecturas en soft-proccesors y comparativa de rendimiento y consumo con procesadores comerciales Víctor Nieto Talaván 4 Estudio de arquitecturas en soft-proccesors y comparativa de rendimiento y consumo con procesadores comerciales Resumen En los últimos 20 años, la tecnología ha evolucionado muy rápidamente, siendo ésta parte de nuestro día a día. Actualmente, tanto los ordenadores como los dispositivos móviles disponen de una capacidad de procesamiento elevada, gracias al uso de procesadores empotrados. Estos tipos de dispositivos se pueden encontrar en una gran variedad de productos que abarcan desde los dispositivos anteriormente mencionados, hasta reproductores multimedia, televisores o cámaras, incluyendo grandes sistemas implantados en aviones y automóviles. Para todas estas aplicaciones los sistemas empotrados necesitan ofrecer una gran eficiencia en la relación entre la potencia de cómputo y el consumo eléctrico. Para este tipo de sistemas, es común el uso de FPGAs como sistemas de estudio de arquitecturas. El motivo es su reducido coste y la enorme flexibilidad que ofrece el hardware reconfigurable. Típicamente una FPGA destina parte de sus recursos a la implementación de bloques o módulos hardware para el procesamiento de señales. Sin embargo, la parte de control se suele ejecutar mediante software en la propia FPGA. El modo de conseguirlo es implementar un procesador simple en la FPGA, denominado soft-processor y programarlo. En este proyecto, se tratará de conseguir una plataforma de trabajo con el mejor rendimiento estimado, y la mejor relación rendimiento/consumo amén de otras características como la utilización de la FPGA. Esto se realizará mediante el análisis y desarrollo de distintos benchmarks (pruebas de rendimiento) para diversas arquitecturas. Para finalizar se validará la solución encontrada a través del estudio anterior con procesadores empotrados comerciales de potencia similar. Víctor Nieto Talaván 5 Estudio de arquitecturas en soft-proccesors y comparativa de rendimiento y consumo con procesadores comerciales Víctor Nieto Talaván 6 Estudio de arquitecturas en soft-proccesors y comparativa de rendimiento y consumo con procesadores comerciales Abstract In the past 20 years, technology has evolved rapidly, and it became part of our daily life. Currently, both computers and mobile devices have a high processing capability by means of embedded processors. These devices can be found in a wide variety of products, ranging from the aforementioned devices, to media players, TVs and cameras, including large systems implemented in aircraft and automobiles. For all these applications, embedded systems need to provide high efficiency and good ratios between computing performance and power consumption. For such systems, it is common to use FPGAs as a test platform for evaluating different system architectures. The reason is its low cost and enormous flexibility offered by reconfigurable hardware. FPGAs typically devote part of their resources to the implementation of hardware blocks or modules for signal processing. However, the control part is usually performed by FPGA’s own software. The way to achieve this is to implement a single processor in the FPGA, called soft-processor and program it. In this project, we will try to develop and analyze a FPGA-based test platform with the best estimated performance and the best performance/consumption ratio. Additionally, we evaluate other features such as the use facility. This will be done through the development, evaluation and analysis of different benchmarks for various architectures. Finally, the obtained results will be compared against other commercial embedded processors of similar power. Víctor Nieto Talaván 7 Estudio de arquitecturas en soft-proccesors y comparativa de rendimiento y consumo con procesadores comerciales Víctor Nieto Talaván 8 Estudio de arquitecturas en soft-proccesors y comparativa de rendimiento y consumo con procesadores comerciales Índice 1 Introducción y objetivos .................................................................................. 21 1.1 Motivación del proyecto ........................................................................... 21 1.2 Objetivos del proyecto .............................................................................. 22 1.3 Contenido de la memoria .......................................................................... 23 2 Estado del Arte ................................................................................................. 25 2.1 FPGAs ...................................................................................................... 25 2.1.1 Xilinx ................................................................................................. 26 2.1.2 Altera ................................................................................................. 28 2.2 Soft-Processors ......................................................................................... 29 2.2.1 Arquitectura MicroBlaze ................................................................... 30 2.2.2 Arquitectura Nios II .......................................................................... 31 2.2.3 Arquitectura LEON 4 ........................................................................ 33 2.2.4 Arquitectura OpenRISC 1000 ........................................................... 35 2.3 Arquitecturas principales .......................................................................... 36 2.3.1 Arquitectura x86 ................................................................................ 37 2.3.2 Arquitectura MIPS ............................................................................ 38 2.3.3 Arquitectura ARM............................................................................. 40 2.4 Pruebas de rendimiento ............................................................................ 41 3 Análisis ............................................................................................................ 45 3.1 Elección de plataforma de trabajo ............................................................ 45 3.2 Descripción General ................................................................................. 49 3.2.1 Capacidades generales....................................................................... 49 3.2.2 Restricciones generales ..................................................................... 50 Víctor Nieto Talaván 9 Estudio de arquitecturas en soft-proccesors y comparativa de rendimiento y consumo con procesadores comerciales 3.2.3 Entorno operacional .......................................................................... 51 3.3 Requisitos de usuario ................................................................................ 52 3.3.1 Requisitos de Capacidad ................................................................... 53 3.3.2 Requisitos de Restricción .................................................................. 55 3.4 Medidas de rendimiento ........................................................................... 57 3.4.1 Capacidad de cómputo ...................................................................... 58 3.4.2 Acceso a memoria ............................................................................. 58 3.4.3 Consumo de energía .......................................................................... 59 4 Diseño .............................................................................................................. 61 4.1 Arquitectura de los benchmarks ..............................................................
Load more

Recommended publications
  • Openpiton: an Open Source Manycore Research Framework
    OpenPiton: An Open Source Manycore Research Framework Jonathan Balkind Michael McKeown Yaosheng Fu Tri Nguyen Yanqi Zhou Alexey Lavrov Mohammad Shahrad Adi Fuchs Samuel Payne ∗ Xiaohua Liang Matthew Matl David Wentzlaff Princeton University fjbalkind,mmckeown,yfu,trin,yanqiz,alavrov,mshahrad,[email protected], [email protected], fxiaohua,mmatl,[email protected] Abstract chipset Industry is building larger, more complex, manycore proces- sors on the back of strong institutional knowledge, but aca- demic projects face difficulties in replicating that scale. To Tile alleviate these difficulties and to develop and share knowl- edge, the community needs open architecture frameworks for simulation, synthesis, and software exploration which Chip support extensibility, scalability, and configurability, along- side an established base of verification tools and supported software. In this paper we present OpenPiton, an open source framework for building scalable architecture research proto- types from 1 core to 500 million cores. OpenPiton is the world’s first open source, general-purpose, multithreaded manycore processor and framework. OpenPiton leverages the industry hardened OpenSPARC T1 core with modifica- Figure 1: OpenPiton Architecture. Multiple manycore chips tions and builds upon it with a scratch-built, scalable uncore are connected together with chipset logic and networks to creating a flexible, modern manycore design. In addition, build large scalable manycore systems. OpenPiton’s cache OpenPiton provides synthesis and backend scripts for ASIC coherence protocol extends off chip. and FPGA to enable other researchers to bring their designs to implementation. OpenPiton provides a complete verifica- tion infrastructure of over 8000 tests, is supported by mature software tools, runs full-stack multiuser Debian Linux, and has been widespread across the industry with manycore pro- is written in industry standard Verilog.
    [Show full text]
  • Day 2, 1640: Leveraging Opensparc
    Leveraging OpenSPARC ESA Round Table 2006 on Next Generation Microprocessors for Space Applications G.Furano, L.Messina – TEC-EDD OpenSPARC T1 • The T1 is a new-from-the-ground-up SPARC microprocessor implementation that conforms to the UltraSPARC architecture 2005 specification and executes the full SPARC V9 instruction set. Sun has produced two previous multicore processors: UltraSPARC IV and UltraSPARC IV+, but UltraSPARC T1 is its first microprocessor that is both multicore and multithreaded. • The processor is available with 4, 6 or 8 CPU cores, each core able to handle four threads. Thus the processor is capable of processing up to 32 threads concurrently. • Designed to lower the energy consumption of server computers, the 8-cores CPU uses typically 72 W of power at 1.2 GHz. G.Furano, L.Messina – TEC-EDD 72W … 1.2 GHz … 90nm … • Is a cutting edge design, targeted for high-end servers. • NOT FOR SPACE USE • But, let’s see which are the potential spin-in … G.Furano, L.Messina – TEC-EDD Why OPEN ? On March 21, 2006, Sun made the UltraSPARC T1 processor design available under the GNU General Public License. The published information includes: • Verilog source code of the UltraSPARC T1 design, including verification suite and simulation models • ISA specification (UltraSPARC Architecture 2005) • The Solaris 10 OS simulation images • Diagnostics tests for OpenSPARC T1 • Scripts, open source and Sun internal tools needed to simulate the design and to do synthesis of the design • Scripts and documentation to help with FPGA implementation
    [Show full text]
  • Workshop on Recent Trends in Processor Architecture
    Workshop on Recent Trends in Procesor Architecture – OpenSPARC March 17, 2007 Ramesh Iyer Sr. Engineering Manager Shrenik Mehta Senior Director, Frontend Technologies & OpenSPARC Program David Weaver Sr. Staff Engineer, UltraSPARC Architect Jhy-Chun (JC) Wang Sr. Staff Engineer Systems Group Sun Microsystems, Inc. www.opensparc.net Agenda 1.Chip Multi-Threading (CMT) Era 2.Microarchitecture of OpenSPARC T1 3.OpenSPARC T1 Program 4.SPARC Architecture 5.OpenSPARC in Academia 6.OpenSPARC T1 simulators 7.Hypervisor and OS porting 8.Compiler Optimizations and tools 9.Community Participation www.opensparc.net Recent Trends in Processor Architecture -2007 , NIT Trichy, India 2 Making the Right Waves Chip Multi-threading (CoolThreadsTM) Symmetrical Multi-processing (SMP) e c n Reduced Instruction Set a m Computing (RISC) r o f r e P / e c i r P d e v o r p m I 1980 1990 2000 2010 www.opensparc.net Recent Trends in Processor Architecture -2007 , NIT Trichy, India 3 The Processor Growth Single Chip Multiprocessors Multiple cores Integer Unit Data Center >350M xstors <20K gates 1982 1990 1998 2005 RISC SMP RAS SWAP 64 bit CMT Source: Sun Network San Francisco, NC03Q3, Sep. 17, 2003 The Big Bang Is Happening— Four Converging Trends Network Computing Is Moore’s Law Thread Rich A fraction of the die can Web services, JavaTM already build a good applications, database processor core; how am I transactions, ERP . going to use a billion transistors? Worsening Growing Complexity Memory Latency of Processor Design It’s approaching 1000s Forcing a rethinking of of CPU cycles! Friend or foe? processor architecture – modularity, less is more, time-to-market www.opensparc.net Recent Trends in Processor Architecture -2007 , NIT Trichy, India 5 The Big Bang Has Happened— Four Converging Trends Network Computing Is Moore’s Law Thread Rich A fraction of the die can Web services, JavaTM already build a good applications, database processor core; how am I transactions, ERP .
    [Show full text]
  • ESC-470: ARM 9 Instruction Set Architecture with Performance
    ARM 9 Instruction Set Architecture Introduction with Performance Perspective Joe-Ming Cheng, Ph.D. ARM-family processors are positioned among the leaders in key embedded applications. Many presentations and short lectures have already addressed the ARM’s applications and capabilities. In this introduction, we intend to discuss the ARM’s instruction set uniqueness from the performance prospective. This introduction is also trying to follow the approaches established by two outstanding textbooks of David Patterson and John Hennessey [PetHen00] [HenPet02]. 1.0 ARM Instruction Set Architecture Processor instruction set architecture (ISA) choices have evolved from accumulator, stack, register-to- memory, to register-register (load-store) organization. ARM 9 ISA is a load-store machine. ARM 9 ISA takes advantage of its smaller set of registers (16 vs. many 32-register processors) to incorporate more direct controls and achieve high encoding density. ARM’s load or store multiple register instruction, for example , allows enlisting of all possible registers and conditional execution in one instruction. The Thumb mode instruction set is another exa mple of how ARM ISA facilitates higher encode density. Rather than compressing the code, Thumb -mode instructions are two 16-bit instructions packed in a 32-bit ARM-mode instruction space. The Thumb -mode instructions are a subset of ARM instructions. When executing in Thumb mode, a single 32-bit instruction fetch cycle effectively brings in two instructions. Thumb code reduces access bandwidth, code size, and improves instruction cache hit rate. Another way ARM achieves cycle time reduction is by using Harvard architecture. The architecture facilitates independent data and instruction buses.
    [Show full text]
  • RISC-V Geneology
    RISC-V Geneology Tony Chen David A. Patterson Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2016-6 http://www.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-6.html January 24, 2016 Copyright © 2016, by the author(s). All rights reserved. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission. Introduction RISC-V is an open instruction set designed along RISC principles developed originally at UC Berkeley1 and is now set to become an open industry standard under the governance of the RISC-V Foundation (www.riscv.org). Since the instruction set architecture (ISA) is unrestricted, organizations can share implementations as well as open source compilers and operating systems. Designed for use in custom systems on a chip, RISC-V consists of a base set of instructions called RV32I along with optional extensions for multiply and divide (RV32M), atomic operations (RV32A), single-precision floating point (RV32F), and double-precision floating point (RV32D). The base and these four extensions are collectively called RV32G. This report discusses the historical precedents of RV32G. We look at 18 prior instruction set architectures, chosen primarily from earlier UC Berkeley RISC architectures and major proprietary RISC instruction sets. Among the 122 instructions in RV32G: ● 6 instructions do not have precedents among the selected instruction sets, ● 98 instructions of the 116 with precedents appear in at least three different instruction sets.
    [Show full text]
  • A CAD Tool for Synthesizing Optimized Variants of Altera's Nios II Soft-Core Processor
    A CAD Tool for Synthesizing Optimized Variants of Altera's Nios II Soft-Core Processor By Omar Al Rayahi A Thesis Submitted to the Faculty of Graduate Studies through Electrical and Computer Engineering in Partial Fulfillment of the Requirements for the Degree of Master of Applied Science at the University of Windsor Windsor, Ontario, Canada 2008 Library and Bibliotheque et 1*1 Archives Canada Archives Canada Published Heritage Direction du Branch Patrimoine de I'edition 395 Wellington Street 395, rue Wellington Ottawa ON K1A0N4 Ottawa ON K1A0N4 Canada Canada Your file Votre reference ISBN: 978-0-494-47050-3 Our file Notre reference ISBN: 978-0-494-47050-3 NOTICE: AVIS: The author has granted a non­ L'auteur a accorde une licence non exclusive exclusive license allowing Library permettant a la Bibliotheque et Archives and Archives Canada to reproduce, Canada de reproduire, publier, archiver, publish, archive, preserve, conserve, sauvegarder, conserver, transmettre au public communicate to the public by par telecommunication ou par Plntemet, prefer, telecommunication or on the Internet, distribuer et vendre des theses partout dans loan, distribute and sell theses le monde, a des fins commerciales ou autres, worldwide, for commercial or non­ sur support microforme, papier, electronique commercial purposes, in microform, et/ou autres formats. paper, electronic and/or any other formats. The author retains copyright L'auteur conserve la propriete du droit d'auteur ownership and moral rights in et des droits moraux qui protege cette these. this thesis. Neither the thesis Ni la these ni des extraits substantiels de nor substantial extracts from it celle-ci ne doivent etre imprimes ou autrement may be printed or otherwise reproduits sans son autorisation.
    [Show full text]
  • Small Soft Core up Inventory ©2019 James Brakefield Opencore and Other Soft Core Processors Reverse-U16 A.T
    tool pip _uP_all_soft opencores or style / data inst repor com LUTs blk F tool MIPS clks/ KIPS ven src #src fltg max max byte adr # start last secondary web status author FPGA top file chai e note worthy comments doc SOC date LUT? # inst # folder prmary link clone size size ter ents ALUT mults ram max ver /inst inst /LUT dor code files pt Hav'd dat inst adrs mod reg year revis link n len Small soft core uP Inventory ©2019 James Brakefield Opencore and other soft core processors reverse-u16 https://github.com/programmerby/ReVerSE-U16stable A.T. Z80 8 8 cylcone-4 James Brakefield11224 4 60 ## 14.7 0.33 4.0 X Y vhdl 29 zxpoly Y yes N N 64K 64K Y 2015 SOC project using T80, HDMI generatorretro Z80 based on T80 by Daniel Wallner copyblaze https://opencores.org/project,copyblazestable Abdallah ElIbrahimi picoBlaze 8 18 kintex-7-3 James Brakefieldmissing block622 ROM6 217 ## 14.7 0.33 2.0 57.5 IX vhdl 16 cp_copyblazeY asm N 256 2K Y 2011 2016 wishbone extras sap https://opencores.org/project,sapstable Ahmed Shahein accum 8 8 kintex-7-3 James Brakefieldno LUT RAM48 or block6 RAM 200 ## 14.7 0.10 4.0 104.2 X vhdl 15 mp_struct N 16 16 Y 5 2012 2017 https://shirishkoirala.blogspot.com/2017/01/sap-1simple-as-possible-1-computer.htmlSimple as Possible Computer from Malvinohttps://www.youtube.com/watch?v=prpyEFxZCMw & Brown "Digital computer electronics" blue https://opencores.org/project,bluestable Al Williams accum 16 16 spartan-3-5 James Brakefieldremoved clock1025 constraint4 63 ## 14.7 0.67 1.0 41.1 X verilog 16 topbox web N 4K 4K N 16 2 2009
    [Show full text]
  • Design of the RISC-V Instruction Set Architecture
    Design of the RISC-V Instruction Set Architecture Andrew Waterman Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2016-1 http://www.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-1.html January 3, 2016 Copyright © 2016, by the author(s). All rights reserved. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission. Design of the RISC-V Instruction Set Architecture by Andrew Shell Waterman A dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy in Computer Science in the Graduate Division of the University of California, Berkeley Committee in charge: Professor David Patterson, Chair Professor Krste Asanovi´c Associate Professor Per-Olof Persson Spring 2016 Design of the RISC-V Instruction Set Architecture Copyright 2016 by Andrew Shell Waterman 1 Abstract Design of the RISC-V Instruction Set Architecture by Andrew Shell Waterman Doctor of Philosophy in Computer Science University of California, Berkeley Professor David Patterson, Chair The hardware-software interface, embodied in the instruction set architecture (ISA), is arguably the most important interface in a computer system. Yet, in contrast to nearly all other interfaces in a modern computer system, all commercially popular ISAs are proprietary.
    [Show full text]
  • A VHDL Model of a Superscalar Implementation of the DLX Instruction Set Architcture
    Rochester Institute of Technology RIT Scholar Works Theses 10-1-1996 A VHDL model of a superscalar implementation of the DLX instruction set architcture Paul Ferno Follow this and additional works at: https://scholarworks.rit.edu/theses Recommended Citation Ferno, Paul, "A VHDL model of a superscalar implementation of the DLX instruction set architcture" (1996). Thesis. Rochester Institute of Technology. Accessed from This Thesis is brought to you for free and open access by RIT Scholar Works. It has been accepted for inclusion in Theses by an authorized administrator of RIT Scholar Works. For more information, please contact [email protected]. A VHDL MODEL OF A SUPERSCALAR IMPLEMENTATION OF THE DLX INSTRUCTION SET ARCHITECTURE by Paul A. Femo A thesis submitted in partial fulfillment ofthe requirements for the degree of Masters ofScience in Computer Engineering Department ofComputer Engineering College ofEngineering Rochester Institute ofTechnology Rochester, New York October, 1996 Approvedby _ Dr. Kevin Shank, Assistant Professor Dr. Tony Chang, Professor Dr. Roy Czemikowski, Dept. Head and Professor THESIS RELEASE PERMISSION FORM ROCHESTER INSTITUTE OF TECHNOLOGY COLLEGE OF ENGINEERING Title: A VHDL Model ofa Superscalar Implementation ofthe DLX Instruction Set Architecture I, Paul A. Femo, hereby grant permission to the Wallace Memorial Library to reproduce my thesis in whole or part. Signature: _ Date: I(t-?£ ii Abstract The complexity of today's microprocessors demands that designers have an extensive knowledge of superscalar design techniques; this knowledge is difficult to acquire outside of a professional design team. Presently, there are a limited number of adequate resources available for the student, both in textual and model form.
    [Show full text]
  • Open-Source 32-Bit RISC Soft-Core Processors
    IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 4 (May. – Jun. 2013), PP 43-46 e-ISSN: 2319 – 4200, p-ISSN No. : 2319 – 4197 www.iosrjournals.org Open-Source 32-Bit RISC Soft-Core Processors Rahul R.Balwaik, Shailja R.Nayak, Prof. Amutha Jeyakumar Department of Electrical Engineering, VJTI, Mumbai-19, INDIA Abstract: A soft-core processor build using a Field-Programmable Gate Array (FPGA)’s general-purpose logic represents an embedded processor commonly used for implementation. In a large number of applications; soft-core processors play a vital role due to their ease of usage. Soft-core processors are more advantageous than their hard-core counterparts due to their reduced cost, flexibility, platform independence and greater immunity to obsolescence. This paper presents a survey of a considerable number of soft core processors available from the open-source communities. Some real world applications of these soft-core processors are also discussed followed by the comparison of their several features and characteristics. The increasing popularity of these soft-core processors will inevitably lead to more widespread usage in embedded system design. This is due to the number of significant advantages that soft-core processors hold over their hard-core counterparts. Keywords: Field-Programmable Gate Array (FPGA), Application-Specific Integrated Circuit (ASIC), open- source, soft-core processors. I. INTRODUCTION Field-Programmable Gate Array (FPGA) has grown in capacity and performance, and is now one of the main implementation fabrics for designs, particularly where the products do not demand for custom integrated circuits. And in recent past due to the increased capacity and falling cost of the FPGA’s relatively fast and high density devices are today becoming available to the general public.
    [Show full text]
  • VDX2-6526 DM&P Vortex86dx2 800Mhz 3.5” CPU Module with 4S/4USB/VGA/LCD/LVDS/AUDIO/ 3LAN/GPIO/Pwmx16 512MB/1GB DDR2 Onboard
    VDX2-6526 DM&P Vortex86DX2 800MHz 3.5” CPU Module with 4S/4USB/VGA/LCD/LVDS/AUDIO/ 3LAN/GPIO/PWMx16 512MB/1GB DDR2 Onboard User’s Manual (Revision 1.3A) Copyright The information in this manual is subject to change without notice for continuous improvement in the product. All rights are reserved. The manufacturer assumes no responsibility for any inaccuracies that may be contained in this document and makes no commitment to update or to keep current the information contained in this manual. No part of this manual may be reproduced, copied, translated or transmitted, in whole or in part, in any form or by any means without the prior written permission of the ICOP Technology Inc. Copyright 2014 ICOP Technology Inc. Manual No. IUM6526000-01 Ver.1.0A January, 2014 Manual No. IUM6526000-01 Ver.1.1A February, 2014 Manual No. IUM6526000-01 Ver.1.2A July, 2014 Manual No. IUM6526000-01 Ver.1.3A April, 2015 Trademarks Acknowledgment Vortex86DX2 is the registered trademark of DM&P Electronics Inc. Other brand names and product names that appear in this document are the properties and registered trademarks of their respective owners. All names mentioned herewith are served for identification purpose only. T a b l e o f C o n t e n t s T a b l e o f C o n t e n t s ............................................................. iii C h a p t e r 1 Introduction……………………………………………1 1.1 Packing List ............................................................ 1 1.2 Ordering Information .............................................. 1 1.3 Product Description ................................................ 2 1.4 Specifications ........................................................
    [Show full text]
  • PC/104 Selection Guide Selection PC/104
    PC/104 selection guide CoreModule® (or SUMIT-ISM) I/O expansion modules. The stack requires a The CoreModule® family excels in Extreme Rugged™ applications small footprint and can be mounted directly inside the system and is frequently used in compact stacks where all the functions of PCI/104, PC/104 and PC/104-Plus enclosure for a durable, dependable PC-compatible assembly. the application are contained within the PC/104-ISM footprint. Stacks consist of a CoreModule® CPU and one or more off-the-shelf PC/104 PCI/104-Express PC/104-Plus PC/104 CoreModule® 920 CoreModule® 745 CoreModule® 720 CoreModule® 435 CPU Intel® Core™ i7-3517UE 1.7GHz Intel® Atom™ N455 Intel® Atom™ E680T 1.6 GHz Vortex86DX 800MHz Intel® Celeron® 807UE 1.0GHz (single core) 1.66GHz Intel® Atom™ E660T 1.3 GHz Vortex86SX 300MHz Intel® Atom™ D525 (dual core) 1.8GHz Intel® Atom™ E620T 0.6 GHz Cache 4MB/1MB Level 3 512KB / 1MB 512KB Level 2 16kB I-cache 16kB D-cache DRAM Up to 4GB soldered ECC DDR3 Up to 2GB DDR3 Up to 2GB soldered DDR2 256MB soldered DDR2 Bus Interface PCI/104 Express PC/104-Plus PC/104-Plus PC/104 PATA/ SATA 2x SATA 6 Gb/s 2x SATA 1x SATA EIDE Solid State Disk 8GB Onboard 4GB Onboard 8GB Onboard CompactFlash Serial Port 2x RS-232 2x RS-232 1x RS-232 2x RS-232 1x RS-232/422/485 3x RS-232 (Tx and Rx only) 2x RS-232/422/485 Parallel Port No No No No Floppy No No No No USB 4x USB 2.0 4x USB 2.0 6x USB 2.0 2x USB 2.0 Keyboard / Mouse No PS/2 No PS/2 GPIO No 8 8 8 Audio available on HDMI port No No No Network 1x GbE Gigabit Ethernet Gigabit Ethernet 1x 10/100
    [Show full text]