DOCSLIB.ORG

On-Board Software Technology Trends in Space Applications

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
On-Board Software Technology Trends in Space Applications OPEN On-Board Payload Data Processing requirements and technology trends European Workshop on On-Board Data Processing (OBDP2019) ESA/ESTEC, Noordwijk, The Netherlands, 25/2/19 Olivier Notebaert On-board Data processing expert AIRBUS Defence and Space – Engineering/Space Systems February 2019 OPEN On-Board Payload Data Processing requirements and technology trends Vision Targets Technologies Developments It shall notcommunicated be It shall third to any party without thewritten consent rightsofAirbusDefence reserved. and Space. All Thisdocument and its content the is property of Airbus Defence and Space. 2 February 2019 OBDP 2019 Our future is IoT @ any-time everywhere OPEN Connected smart machines Smart vehicles and robots in smart cities Autonomous and Everywhere Connected Today IoT Tomorrow Vehicles Robots Autonomous Connected OneWeb Machine learning Big Data Cloud Artificial intelligence SOFTWARE Data Processing Electronics 3 February 2019 OBDP 2019 OPEN On-Board Payload Data Processing requirements and technology trends Vision Targets Technologies Developments It shall notcommunicated be It shall third to any party without thewritten consent rightsofAirbusDefence reserved. and Space. All Thisdocument and its content the is property of Airbus Defence and Space. 4 February 2019 OBDP 2019 Computing Performance OPEN Targets GFlops x Gbps / Watt / Kilo / cm3… Flexibility Software, reprogrammable FPGA interoperability, modularity Robustness Technology On-Board Fault tolerance Data Technology Independence Processing Determinism Functional correctness Time predictability Programming efficiency Portability Testability TOOLS Easy programing 5 February 2019 OBDP 2019 OPEN On-Board Payload Data Processing requirements and technology trends Vision Targets Technologies Developments It shall notcommunicated be It shall third to any party without thewritten consent rightsofAirbusDefence reserved. and Space. All Thisdocument and its content the is property of Airbus Defence and Space. 6 February 2019 OBDP 2019 Technologies OPEN Multi-cores Performance Challenges Is not Is Size Power Resources Software a an sharing Parallelism requirement enabling 180nm more Technology Memory SMP for more 150nm GHz caches AMP Performance 90nm Gbit/s 65nm I/Os MTAPI & 28nm GFLOPS OpenMP Integration 24nm FPU OpenCL 16nm per Watt 7 ADCSS - October, 2017 Space Processors – Primes view OPEN Space Processors 6000 5000 GR740 • Quad Core LEON4-FT SoC 4000 • 1700 DMIPS • 65 nm • 5 W GR712RC • Dual Core LEON3-FT SoC 3000 SCOC3 • 200 DMIPS • 180 nm DMIPS • LEON3-FT SoC • 1.5 W AT697E • 97 DMIPS • LEON2-FT • 180 nm • 2 W TSC695F • 86 DMIPS 2000 • ERC32 single chip • 180 nm • 20 DMIPS • 1 W • 500 nm • 1 W 1000 0 2000 2005 2010 2015 2020 2025 Years 8 February 2019 OBDP 2019 OPEN Space Processors 6000 DAHLIA 5000 • Quad Core ARM-R52 SoC • eFPGA • 4000 DMIPS • 28 nm GR740 • 10 W • Quad Core LEON4-FT SoC 4000 • 1700 DMIPS • 65 nm • 5 W GR712RC • Dual Core LEON3-FT SoC 3000 SCOC3 • 200 DMIPS • 180 nm DMIPS • LEON3-FT SoC • 1.5 W AT697E • 97 DMIPS • LEON2-FT • 180 nm • 2 W TSC695F • 86 DMIPS 2000 • ERC32 single chip • 180 nm • 20 DMIPS • 1 W • 500 nm • 1 W 1000 0 2000 2005 2010 2015 2020 2025 Years 9 February 2019 OBDP 2019 Exhibition area OPEN augmented 65nm Bulk CMOS Technology ► High performance / low power consumption ► Fault Tolerant design robustness in space environment GR740 – Quad-Core LEON4FT designed for multi-processing High performance for data processing Standard interfaces for spacecraft control ► 4 x LEON4 FT with dedicated MMU and FPU ► 8-port SpaceWire Router ► PCI, Ethernet, 1553, CAN bus ► 64-bit PC100 SDRAM memory I/F Courtesy of 10 February 2019 OBDP 2019 www.Cobham.com/Gaisler Exhibition area OPEN augmented 28nm FD-SOI Technology ► High performance with low power consumption ► High robustness in radiation environment BRAVE a powerful combination of innovative technology adapted for Space 4 x ARM Cortex-R52 ► ARM’s most advanced processor for safety ► Flexible on Chip Hardware functions with eFPGA 11 February 2019 OBDP 2019 OPEN iPhone Xs Space Processors technology gap . > 70000 DMIPS . 10 nm 80000 iPhone 8, 8+, X 70000 . >4 0000 DMIPS . 10 nm 60000 ARMv8 – iPhone 7 > x40 > x17 . > 30000 DMIPS . 14/16 nm 50000 ARM11 – iPhone ARMv7 – iPhone 4 ARMv8 – iPhone 6 . 512 DMIPS • 1600 DMIPS . > 10000 DMIPS . 90 nm • 45 nm . 20 nm 40000 DMIPS 30000 LEON4-FT 20000 x6 LEON2-FT 10000 0 2006 2008 2010 2012 2014 2016 2018 2020 2022 Years 12 February 2019 OBDP 2019 OPEN Space FPGA more processing performance Qualified COTS Devices for New Space Market Application / Performances Rad-Hard Devices Hardcore Processor Complexity System BSP IP: Intellectual Property BSP: Board Support Package SoC FPGA BRAVE High Capacity FPGA COTS products Reconfigurable FPGA Multi Processor SoC (MPSoC) Past Present Future 13 February 2019 OBDP 2019 OPEN COTS RAD MPSoC HARD FPGA Multicores Software 14 February 2019 OBDP 2019 OPEN 15 February 2019 OBDP 2019 Software: Integrated Spacecraft Data Handling – IMA style Satellite OPEN From ESA Study Prototyping a SpaceWire AOCS Central Software . TSP Hypervisor • Xtratum / PikeOS . Operating Systems • RTEMS or others Asymmetrical Multi Core 1 Core 2 Core 3 Core 4 Processing • Static partition mapping SpaceWire Network Navigation GNSS Central Software and AOCS Star Tracker Management Camera . LEON 4 (GR740) . ARM (DAHLIA) . COTS (ARM, PowerPC) 16 February 2019 OBDP 2019 Software: Integrated Instruments Control and Data Processing Payload OPEN Data Handling Software . S/W partitioning • Independent software development validation & integration • Mixed criticality . Operating System Core 1 Core 2 Core 3 Core 4 • Choice of the payload systems integrator and instrument developers SpW Network Payload System Instrument 1 Instrument 2 InstrumentsInstrument 2 1 Instrum. 3 Instrum. 4 Instrum. 5 Management Management . LEON 4 (GR740) . ARM (DAHLIA) . COTS (ARM, PowerPC) 17 February 2019 OBDP 2019 High Performance Payload Data Processing OPEN Payload Data Record task start Record task Task 1 time endtime Processing Record task Record task start Task 2 time endtime S/W Parallelisation Start TDI cycle / Wait for tasks • RTEMS (SMP, MTAPI) Start tasks End TDI cycle / record start time execution record end time • OpenMP, OpenCL… completion Record task start Record task Task 3 time endtime Multicore processor • LEON 4 (GR740) • ARM (DAHLIA) • COTS (ARM, PowerPC) Record task start Record task Task 13 Manycore time endtime • MPPA (Kalray) • GPUs • RC64 (RamonChips) • HPDP (Airbus) 18 February 2019 OBDP 2019 OPEN On-Board Payload Data Processing requirements and technology trends Vision Targets Technologies Developments It shall notcommunicated be It shall third to any party without thewritten consent rightsofAirbusDefence reserved. and Space. All Thisdocument and its content the is property of Airbus Defence and Space. 19 February 2019 OBDP 2019 OPEN SPINAS computer Monday @ 14:30 (OBC-SA project) Wednesday @ 15:20 On-Board Computer System Architecture project (DLR) • Objective • Open Modular Architecture (Space cPCI Serial) • Modular S/W with Time and Space Partitioning (PikeOS) • High performance multicore processing for resource sharing LEON4 Processor Board Bottom View • Miniaturisation (3U boards, <5kg) • Features • High reliability SPARC V8 CPU (GR740) – 4 cores @ 250 MHz – 459 DMIPS per core • 256 MB SDRAM (+EDAC) • 2x Gigabit Ethernet • 8x SpaceWire up to 300Mbit/s • Redundant MIL-STD-1553B • 2x CAN, 2x RS422 • Watchdog for system reliability SPINAS EQM Computer Box 20 February 2019 OBDP 2019 OPEN COTS based Reliable Architecture (COBRA) Monday @ 14:50 COBRA Concept COBRA demonstrator . ESA study « High Performance COTS based Computer » Robust device in space COTS High Performance devices (GR740, BRAVE, DAHLIA) (FPGA, DSP, MPSoC, GPU,…) . HW/SW codesign : Development methodology & tools . Applications: – Low cost highly integrated processing platform – advanced image processing – Autonomy (navigation mission planning, AI…) COBRA demonstrator with 3 PM based on Zynq Ultrascale + – SDR radar/telecom… 21 February 2019 OBDP 2019 OPEN Tuesday @ 16:30 OPAZ Poster session • Optical Payload for Zephyr – Camera RGB 18cm over 1km2 – Camera RGB 2m over 100km2 – Live transmission Image processing DMS • Fully based on HW and SW COTS • Embedded Linux: IO – Yocto distribution – SystemD : init and system manager Linux distribution generated with yocto – dBus : Inter process communication bus Supplier C++ Libraries dbus systemd Libraries Standard Supplier • Keep it small and simple (KISS) design principle Linux Kernel Drivers module Drivers module HW 22 February 2019 OBDP 2019 OPEN LPGPU4S - Low Power GPUs for Space Wednesday @ 12:30 ESA Study with the Barcelona Supercomputing Center Evaluation methodology • Evaluation of Low Power GPUs for Space – Analysis of many GPU products – Main criteria’s for evaluation – Technology robustness vs. radiation – Performance assessment (incl. power consumption) – Parallel Programming model GPU – Licensing scheme – Application benchmarks 23 February 2019 OBDP 2019 OPEN HP4S – High Performance Parallel Payload Processing for Space ESA Study with the Barcelona Supercomputing Center • S/W parallelisation with OpenMP Target Supplier Type Application RH – Selection of suitable MC targets GR740 Cobham- Quad Core Leon GPP General purpose Yes – Adaptation/development of OpenMP Gaisler – Application benchmarks MPPA Kalray 80 cores clustered Processor General purpose with No Array (Coolidge) intensive Data flow • Main criteria’s for target
Load more

Recommended publications
  • Embedded Processors on FPGA: Hard-Core Vs Soft-Core Vivek J
    Grand Valley State University ScholarWorks@GVSU Masters Theses Graduate Research and Creative Practice 5-19-2017 Embedded processors on FPGA: Hard-core vs Soft-core Vivek J. Vazhoth Kanhiroth Grand Valley State University Follow this and additional works at: http://scholarworks.gvsu.edu/theses Part of the Engineering Commons Recommended Citation Vazhoth Kanhiroth, Vivek J., "Embedded processors on FPGA: Hard-core vs Soft-core" (2017). Masters Theses. 845. http://scholarworks.gvsu.edu/theses/845 This Thesis is brought to you for free and open access by the Graduate Research and Creative Practice at ScholarWorks@GVSU. It has been accepted for inclusion in Masters Theses by an authorized administrator of ScholarWorks@GVSU. For more information, please contact [email protected]. Embedded processors on FPGA: Hard-core vs Soft-core Vivek Jayakrishnan Vazhoth Kanhiroth A Thesis submitted to the Graduate Faculty of GRAND VALLEY STATE UNIVERSITY In Partial Fulfilment of the Requirements For the Degree of Master of Science in Electrical Engineering Padnos College of Engineering and Computing April 2017 DEDICATION To my parents Jayakrishnan and Jayalakshmi who are my biggest inspiration and to my mentor Rajesh without whose help I would never have come out of my shell. 3 ACKNOWLEDGEMENTS I would like to thank my Thesis Advisor Dr. Chirag Parikh without whose patience, guidance and understanding I would not have finished this thesis. I would also like to thank my Thesis committee members Dr. Christian Trefftz and Dr. Azizur Rahman for their valuable inputs and feedback about my thesis. I am indebted to Dr. Shabbir Choudhuri for always being approachable and helping me on innumerable occasions over the last 3 years.
    [Show full text]
  • Overrun Handling for Mixed-Criticality Support in RTEMS Kuan-Hsun Chen, Georg Von Der Brüggen, Jian-Jia Chen
    Overrun Handling for Mixed-Criticality Support in RTEMS Kuan-Hsun Chen, Georg von der Brüggen, Jian-Jia Chen To cite this version: Kuan-Hsun Chen, Georg von der Brüggen, Jian-Jia Chen. Overrun Handling for Mixed-Criticality Support in RTEMS. WMC 2016, Nov 2016, Porto, Portugal. hal-01438843 HAL Id: hal-01438843 https://hal.archives-ouvertes.fr/hal-01438843 Submitted on 25 Jan 2017 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. Overrun Handling for Mixed-Criticality Support in RTEMS Kuan-Hsun Chen, Georg von der Bruggen,¨ and Jian-Jia Chen Department of Informatics, TU Dortmund University, Germany Email: fkuan-hsun.chen, georg.von-der-brueggen, [email protected] Abstract—Real-time operating systems are not only used in of real-time operation systems is sufficient. However, some embedded real-time systems but also useful for the simulation and applications also have tasks with arbitrary deadlines, i.e., for validation of those systems. During the evaluation of our paper some tasks D > T . If the tasks are strictly periodic, this about Systems with Dynamic Real-Time Guarantees that appears i i in RTSS 2016 we discovered certain unexpected system behavior leads to a situation where two or more instances of the same in the open-source real-time operating system RTEMS.
    [Show full text]
  • Implementation, Verification and Validation of an Openrisc-1200
    (IJACSA) International Journal of Advanced Computer Science and Applications, Vol. 10, No. 1, 2019 Implementation, Verification and Validation of an OpenRISC-1200 Soft-core Processor on FPGA Abdul Rafay Khatri Department of Electronic Engineering, QUEST, NawabShah, Pakistan Abstract—An embedded system is a dedicated computer system in which hardware and software are combined to per- form some specific tasks. Recent advancements in the Field Programmable Gate Array (FPGA) technology make it possible to implement the complete embedded system on a single FPGA chip. The fundamental component of an embedded system is a microprocessor. Soft-core processors are written in hardware description languages and functionally equivalent to an ordinary microprocessor. These soft-core processors are synthesized and implemented on the FPGA devices. In this paper, the OpenRISC 1200 processor is used, which is a 32-bit soft-core processor and Fig. 1. General block diagram of embedded systems. written in the Verilog HDL. Xilinx ISE tools perform synthesis, design implementation and configure/program the FPGA. For verification and debugging purpose, a software toolchain from (RISC) processor. This processor consists of all necessary GNU is configured and installed. The software is written in C components which are available in any other microproces- and Assembly languages. The communication between the host computer and FPGA board is carried out through the serial RS- sor. These components are connected through a bus called 232 port. Wishbone bus. In this work, the OR1200 processor is used to implement the system on a chip technology on a Virtex-5 Keywords—FPGA Design; HDLs; Hw-Sw Co-design; Open- FPGA board from Xilinx.
    [Show full text]
  • The Many Approaches to Real-Time and Safety Critical Linux Systems
    Corporate Technology The Many Approaches to Real-Time and Safety-Critical Linux Open Source Summit Japan 2017 Prof. Dr. Wolfgang Mauerer Siemens AG, Corporate Research and Technologies Smart Embedded Systems Corporate Competence Centre Embedded Linux Copyright c 2017, Siemens AG. All rights reserved. Page 1 31. Mai 2017 W. Mauerer Siemens Corporate Technology Corporate Technology The Many Approaches to Real-Time and Safety-Critical Linux Open Source Summit Japan 2017 Prof. Dr. Wolfgang Mauerer, Ralf Ramsauer, Andreas Kolbl¨ Siemens AG, Corporate Research and Technologies Smart Embedded Systems Corporate Competence Centre Embedded Linux Copyright c 2017, Siemens AG. All rights reserved. Page 1 31. Mai 2017 W. Mauerer Siemens Corporate Technology Overview 1 Real-Time and Safety 2 Approaches to Real-Time Architectural Possibilities Practical Approaches 3 Approaches to Linux-Safety 4 Guidelines and Outlook Page 2 31. Mai 2017 W. Mauerer Siemens Corporate Technology Introduction & Overview About Siemens Corporate Technology: Corporate Competence Centre Embedded Linux Technical University of Applied Science Regensburg Theoretical Computer Science Head of Digitalisation Laboratory Target Audience Assumptions System Builders & Architects, Software Architects Linux Experience available Not necessarily RT-Linux and Safety-Critical Linux experts Page 3 31. Mai 2017 W. Mauerer Siemens Corporate Technology A journey through the worlds of real-time and safety Page 4 31. Mai 2017 W. Mauerer Siemens Corporate Technology Outline 1 Real-Time and Safety 2 Approaches to Real-Time Architectural Possibilities Practical Approaches 3 Approaches to Linux-Safety 4 Guidelines and Outlook Page 5 31. Mai 2017 W. Mauerer Siemens Corporate Technology Real-Time: What and Why? I Real Time Real Fast Deterministic responses to stimuli Caches, TLB, Lookahead Bounded latencies (not too late, not too Pipelines early) Optimise average case Repeatable results Optimise/quantify worst case Page 6 31.
    [Show full text]
  • Openpiton: an Open Source Manycore Research Framework
    OpenPiton: An Open Source Manycore Research Framework Jonathan Balkind Michael McKeown Yaosheng Fu Tri Nguyen Yanqi Zhou Alexey Lavrov Mohammad Shahrad Adi Fuchs Samuel Payne ∗ Xiaohua Liang Matthew Matl David Wentzlaff Princeton University fjbalkind,mmckeown,yfu,trin,yanqiz,alavrov,mshahrad,[email protected], [email protected], fxiaohua,mmatl,[email protected] Abstract chipset Industry is building larger, more complex, manycore proces- sors on the back of strong institutional knowledge, but aca- demic projects face difficulties in replicating that scale. To Tile alleviate these difficulties and to develop and share knowl- edge, the community needs open architecture frameworks for simulation, synthesis, and software exploration which Chip support extensibility, scalability, and configurability, along- side an established base of verification tools and supported software. In this paper we present OpenPiton, an open source framework for building scalable architecture research proto- types from 1 core to 500 million cores. OpenPiton is the world’s first open source, general-purpose, multithreaded manycore processor and framework. OpenPiton leverages the industry hardened OpenSPARC T1 core with modifica- Figure 1: OpenPiton Architecture. Multiple manycore chips tions and builds upon it with a scratch-built, scalable uncore are connected together with chipset logic and networks to creating a flexible, modern manycore design. In addition, build large scalable manycore systems. OpenPiton’s cache OpenPiton provides synthesis and backend scripts for ASIC coherence protocol extends off chip. and FPGA to enable other researchers to bring their designs to implementation. OpenPiton provides a complete verifica- tion infrastructure of over 8000 tests, is supported by mature software tools, runs full-stack multiuser Debian Linux, and has been widespread across the industry with manycore pro- is written in industry standard Verilog.
    [Show full text]
  • Implementing Post-Quantum Cryptography on Embedded Microcontrollers
    Implementing post-quantum cryptography on embedded microcontrollers Peter Schwabe [email protected] https://cryptojedi.org September 17, 2019 Embedded microcontrollers “A microcontroller (or MCU for microcontroller unit) is a small computer on a single integrated circuit. In modern terminology, it is a system on a chip or SoC.” —Wikipedia 1 Embedded microcontrollers “A microcontroller (or MCU for microcontroller unit) is a small computer on a single integrated circuit. In modern terminology, it is a system on a chip or SoC.” —Wikipedia 1 • MSP430 16-bit microcontrollers • ARM Cortex-M 32-bit MCUs (e.g., in NXP, ST, Infineon chips) • Low-end M0 and M0+ • Mid-range Cortex-M3 • High-end Cortex-M4 and M7 • RISC-V 32-bit MCUs (e.g., SiFive boards) ::: so many to choose from! • AVR ATmega and ATtiny 8-bit microcontrollers (e.g., Arduino) 2 • ARM Cortex-M 32-bit MCUs (e.g., in NXP, ST, Infineon chips) • Low-end M0 and M0+ • Mid-range Cortex-M3 • High-end Cortex-M4 and M7 • RISC-V 32-bit MCUs (e.g., SiFive boards) ::: so many to choose from! • AVR ATmega and ATtiny 8-bit microcontrollers (e.g., Arduino) • MSP430 16-bit microcontrollers 2 • RISC-V 32-bit MCUs (e.g., SiFive boards) ::: so many to choose from! • AVR ATmega and ATtiny 8-bit microcontrollers (e.g., Arduino) • MSP430 16-bit microcontrollers • ARM Cortex-M 32-bit MCUs (e.g., in NXP, ST, Infineon chips) • Low-end M0 and M0+ • Mid-range Cortex-M3 • High-end Cortex-M4 and M7 2 ::: so many to choose from! • AVR ATmega and ATtiny 8-bit microcontrollers (e.g., Arduino) • MSP430 16-bit microcontrollers
    [Show full text]
  • FPGA Architecture: Survey and Challenges Full Text Available At
    Full text available at: http://dx.doi.org/10.1561/1000000005 FPGA Architecture: Survey and Challenges Full text available at: http://dx.doi.org/10.1561/1000000005 FPGA Architecture: Survey and Challenges Ian Kuon University of Toronto Toronto, ON Canada [email protected] Russell Tessier University of Massachusetts Amherst, MA USA [email protected] Jonathan Rose University of Toronto Toronto, ON Canada [email protected] Boston – Delft Full text available at: http://dx.doi.org/10.1561/1000000005 Foundations and Trends R in Electronic Design Automation Published, sold and distributed by: now Publishers Inc. PO Box 1024 Hanover, MA 02339 USA Tel. +1-781-985-4510 www.nowpublishers.com [email protected] Outside North America: now Publishers Inc. PO Box 179 2600 AD Delft The Netherlands Tel. +31-6-51115274 The preferred citation for this publication is I. Kuon, R. Tessier and J. Rose, FPGA Architecture: Survey and Challenges, Foundations and Trends R in Elec- tronic Design Automation, vol 2, no 2, pp 135–253, 2007 ISBN: 978-1-60198-126-4 c 2008 I. Kuon, R. Tessier and J. Rose All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, mechanical, photocopying, recording or otherwise, without prior written permission of the publishers. Photocopying. In the USA: This journal is registered at the Copyright Clearance Cen- ter, Inc., 222 Rosewood Drive, Danvers, MA 01923. Authorization to photocopy items for internal or personal use, or the internal or personal use of specific clients, is granted by now Publishers Inc for users registered with the Copyright Clearance Center (CCC).
    [Show full text]
  • OPERATING SYSTEMS.Ai
    Introduction Aeroflex Gaisler provides LEON and ERC32 users with a wide range of popular embedded operating systems. Ranging from very small footprint task handlers to full featured Real-Time Operating System (RTOS). A summary of available operating systems and their characteristics is outlined below. VxWorks The VxWorks SPARC port supports LEON3/4 and LEON2. Drivers for standard on-chip peripherals are included. The port supports both non-MMU and MMU systems allowing users to program fast and secure applications. Along with the graphical Eclipse based workbench comes the extensive VxWorks documentation. • MMU and non-MMU system support • SMP support (in 6.7 and later) • Networking support (Ethernet 10/100/1000) • UART, Timer, and interrupt controller support • PCI, SpaceWire, CAN, MIL-STD-1553B, I2C and USB host controller support • Eclipse based Workbench • Commercial license ThreadX The ThreadX SPARC port supports LEON3/4 and its standard on-chip peripherals. ThreadX is an easy to learn and understand advanced pico-kernel real-time operating system designed specifically for deeply embedded applications. ThreadX has a rich set of system services for memory allocation and threading. • Non-MMU system support • Bundled with newlib C library • Support for NetX, and USBX ® • Very small footprint • Commercial license Nucleus Nucleus is a real time operating system which offers a rich set of features in a scalable and configurable manner. • UART, Timer, Interrupt controller, Ethernet (10/100/1000) • TCP offloading and zero copy TCP/IP stack (using GRETH GBIT MAC) • USB 2.0 host controller and function controller driver • Small footprint • Commercial license LynxOS LynxOS is an advanced RTOS suitable for high reliability environments.
    [Show full text]
  • Final Report
    Parallel Programming Models for Space Systems BSC - Evidence ESA Contract No. 4000114391/15/NL/Cbi/GM Final Report Parallel Programming Models for Space Systems (ESA Contract No. 4000114391/15/NL/Cbi/GM) Main contractor Subcontractor Barcelona Supercomputing Center (BSC) Evidence Srl. Eduardo Quiñones, Paolo Gai, [email protected] [email protected] Dissemination level: All information contained in this document is puBlic June 2016 1 Parallel Programming Models for Space Systems BSC - Evidence ESA Contract No. 4000114391/15/NL/Cbi/GM Table of Contents 1 Introduction ..................................................................................................... 3 2 Future work: Next development activities to reach higher TRL (5/6) ................ 4 Annex I - D1.1. Report on parallelisation experiences for the space application .... 5 Annex II - D2.1. Report on the evaluation of current implementations of OpenMP ............................................................................................................................ 23 Annex III - D3.1. Report on the applicability of OpenMP4 on multi-core space platforms ............................................................................................................ 36 2 Parallel Programming Models for Space Systems BSC - Evidence ESA Contract No. 4000114391/15/NL/Cbi/GM 1 Introduction High-performance parallel architectures are becoming a reality in the critical real-time embedded systems in general, and in the space domain in particular. This is the case of the
    [Show full text]
  • KINTSUGI Identifying & Addressing Challenges in Embedded Binary
    KINTSUGI Identifying & addressing challenges in embedded binary security jos wetzels Supervisors: Prof. dr. Sandro Etalle Ali Abbasi, MSc. Department of Mathematics and Computer Science Eindhoven University of Technology (TU/e) June 2017 Jos Wetzels: Kintsugi, Identifying & addressing challenges in embed- ded binary security, © June 2017 To my family Kintsugi ("golden joinery"), is the Japanese art of repairing broken pottery with lacquer dusted or mixed with powdered gold, silver, or platinum. As a philosophy, it treats breakage and repair as part of the history of an object, rather than something to disguise. —[254] ABSTRACT Embedded systems are found everywhere from consumer electron- ics to critical infrastructure. And with the growth of the Internet of Things (IoT), these systems are increasingly interconnected. As a re- sult, embedded security is an area of growing concern. Yet a stream of offensive security research, as well as real-world incidents, contin- ues to demonstrate how vulnerable embedded systems actually are. This thesis focuses on binary security, the exploitation and miti- gation of memory corruption vulnerabilities. We look at the state of embedded binary security by means of quantitative and qualitative analysis and identify several gap areas and show embedded binary security to lag behind the general purpose world significantly. We then describe the challenges and limitations faced by embedded exploit mitigations and identify a clear open problem area that war- rants attention: deeply embedded systems. Next, we outline the cri- teria for a deeply embedded exploit mitigation baseline. Finally, as a first step to addressing this problem area, we designed, implemented and evaluated µArmor : an exploit mitigation baseline for deeply em- bedded systems.
    [Show full text]
  • Flight Software Workshop 2007 ( FSW-07)
    Flight Software Workshop 2007 ( FSW-07) Current and Future Flight Operating Systems Alan Cudmore Flight Software Branch NASAIGSFC November 2007 Page I Outline Types of Real Time Operating Systems - Classic Real Time Operating Systems - Hybrid Real Time Operating Systems - Process Model Real Time Operating Systems - Partitioned Real Time Operating Systems Is the Classic RTOS Showing it's Age? Process Model RTOS for Flight Systems Challenges of Migrating to a Process Model RTOS Which RTOS Solution is Best? Conclusion November 2007 Page 2 GSFC Satellites with COTS Real (waiting for launch) (launched 8/92) (launched 12/98) (launched 3/98) (launched 2/99) (12/04) XTE (launched 12/95) TRMM (launched 11/97) JWST lSlM (201 1) Icesat GLAS f01/03) MAP (launched 06/01) LRO HST 386 4llH -%Y ST-5 (5/06) November 2007 Page 3 Classic Real Time OS What is a "Classic" RTOS? - Developed for easy COTS development on common 16 and 32 bit CPUs. - Designed for systems with single address space, and low resources - Literally Dozens of choices with a wide array of features. November 2007 Page 4 Classic RTOS - VRTX Ready Systems VRTX Size: Small - 8KB RTOS Kernel Provides: Very basic RTOS services Used on: - Small Explorer Missions Used from 1992 to 1999 8086 and 80386 Processors - Medium Explorer Missions XTE (1995) TRMM (1997) 80386 Processors - Hubble Space Telescope 80386 Processors Advantages: - Small, fast - Uses 80386 memory protection -- A feature we have missed since we stopped using it! Current use: - Only being maintained, not used for new development
    [Show full text]
  • Embedded Operating Systems
    7 Embedded Operating Systems Claudio Scordino1, Errico Guidieri1, Bruno Morelli1, Andrea Marongiu2,3, Giuseppe Tagliavini3 and Paolo Gai1 1Evidence SRL, Italy 2Swiss Federal Institute of Technology in Zurich (ETHZ), Switzerland 3University of Bologna, Italy In this chapter, we will provide a description of existing open-source operating systems (OSs) which have been analyzed with the objective of providing a porting for the reference architecture described in Chapter 2. Among the various possibilities, the ERIKA Enterprise RTOS (Real-Time Operating System) and Linux with preemption patches have been selected. A description of the porting effort on the reference architecture has also been provided. 7.1 Introduction In the past, OSs for high-performance computing (HPC) were based on custom-tailored solutions to fully exploit all performance opportunities of supercomputers. Nowadays, instead, HPC systems are being moved away from in-house OSs to more generic OS solutions like Linux. Such a trend can be observed in the TOP500 list [1] that includes the 500 most powerful supercomputers in the world, in which Linux dominates the competition. In fact, in around 20 years, Linux has been capable of conquering all the TOP500 list from scratch (for the first time in November 2017). Each manufacturer, however, still implements specific changes to the Linux OS to better exploit specific computer hardware features. This is especially true in the case of computing nodes in which lightweight kernels are used to speed up the computation. 173 174 Embedded Operating Systems Figure 7.1 Number of Linux-based supercomputers in the TOP500 list. Linux is a full-featured OS, originally designed to be used in server or desktop environments.
    [Show full text]