Cidpro: Custom Instructions for Dynamic Program Diversification

Total Page:16

File Type:pdf, Size:1020Kb

Cidpro: Custom Instructions for Dynamic Program Diversification CIDPro: Custom Instructions for Dynamic Program Diversification Thinh Hung Pham∗, Alexander Fell∗, Arnab Kumar Biswasy, Siew-Kei Lam∗, and Nandeesha Veeranna∗ ∗Nanyang Technological University, Singapore Email: fpham ht, afell, [email protected], siewkei [email protected] yUniversity of South Brittany, France [email protected] Abstract—Timing side-channel attacks pose a major threat key0 key1 to embedded systems due to their ease of accessibility. We 400 propose CIDPro, a framework that relies on dynamic program 400 diversification to mitigate timing side-channel leakage. The pro- 300 posed framework integrates the widely used LLVM compiler 300 200 infrastructure and the increasingly popular RISC-V FPGA soft- 200 processor. The compiler automatically generates custom instruc- tions in the security critical segments of the program, and the 100 100 instructions execute on the RISC-V custom co-processor to pro- 0 0 duce diversified timing characteristics on each execution instance. 4,200 4,300 4,400 4,500 4,600 4,700 6,800 6,900 7,000 7,100 7,200 CIDPro has been implemented on the Zynq7000 XC7Z020 FPGA (a) Baseline (b) Conditional Assignment device to study the performance overhead and security trade- 300 offs. Experimental results show that our solution can achieve 300 80% and 86% timing side-channel capacity reduction for two benchmarks with an acceptable performance overhead compared 200 200 to existing solutions. In addition, the proposed method incurs only a negligible hardware area overhead of 1% slices of the entire 100 100 RISC-V system. 0 0 I. INTRODUCTION 6,700 6,800 6,900 7,000 7,100 7,200 3,300 3,400 3,500 3,600 3,700 3,800 (c) Cross-Copying (d) Left-to-Right Sliding Window Embedded systems have become an integral part of our lives, and hence it is essential they are secure. Unfortunately, Fig. 1: Timing histogram of (a) a baseline program, (b) the cryptographic schemes in embedded systems are deployed after transformation using cross-copying, (c) using conditional in unforeseen adversarial settings where keys can be compro- assignment and (d) using left-to-right sliding window. In each mised through side-channel attacks. Such attacks have been plot, the X-axis and Y-axis show the execution time in clock reported on embedded devices [1] where the attacker extracts cycles and number of instances with that execution time, secret information from a victim program by observing a respectively. physical phenomenon, e.g. execution time and power con- sumption, during its execution [2]. In this paper, we consider the information leakage wherein the secret information of a relies on dynamic hardware diversification to vary the timing victim program is unintentionally leaked to the attacker via characteristics of the program during execution. CIDPro is the timing channel. For example, a modular exponentiation built upon the widely used LLVM compiler infrastructure function (modExp) used in RSA decryption (as shown in [3] and targets the Rocket core [4] which is based on the Algorithm 1), induces information leakage in execution time RISC-V ISA. The framework is able to reduce timing side- due to the absence of an else-branch, while the condition channel leakage significantly by utilizing hardware diversifica- of the if-branch depends on the secret key k. The attacker tion modules invoked by custom instructions that are inserted can observe the execution time of the victim program and in the original source code. establish a correlation between the observation and hypothesis The paper is organized as follows: Section II discusses of the secret information such as a cryptographic key. In this existing countermeasures for timing leakage reduction, while paper, we show that existing software countermeasures for CIDPro is presented in Section III. In Section IV, we provide mitigating timing leakage are ineffective especially when the a detailed discussion of the experimental results and Section V cryptographic algorithms execute in bare metal mode or with concludes the paper. an embedded OS (Operating System), which is common in embedded systems. II. RELATED WORK To overcome the limitations of the existing software coun- A typical countermeasure against timing side-channel at- termeasures, we propose a framework called CIDPro that tacks is to apply program transformations such that the crit- ical functions (e.g. modExp) complete in constant time. Two Timing side-channel attacks to extract not only the Ham- representative program transformation techniques are cross- ming weight but also the value of fixed Diffie-Hellman expo- copying [5] and conditional assignment [6]. In cross-copying, nents and RSA keys, have been reported in [9]. To mitigate an else-branch is added with a dummy task that mimics the the attacks, the authors presented blinding techniques to ran- execution pattern in the if-branch to equalize the execution domize the execution time. However, the blinding technique time of both branches. In conditional assignment, the condition requires a significant amount of computations, which poses a is directly encoded into the branches using bit masks and bit- heavy burden for lightweight processors in embedded systems. wise logical operators. Hardware solutions usually require substantial changes to The countermeasures, mentioned above, suffer from several the processor architecture that impacts all programs running limitations: First, the program transformations are typically on the processor and also incur performance overhead on performed on high-level programs. As such, compiler opti- non-security critical programs. A secure processor that can mizations may inadvertently reduce the effectiveness of the protect against side-channel attacks using masking and hiding countermeasures, causing timing side-channel vulnerabilities techniques, is proposed in [10]. Besides an independent data at the micro-architecture level. In addition, even though the path to implement the masking scheme, a pipeline randomizer conditional assignment removes critical conditions by flatten- adds non-deterministic dummy control and data signals to the ing and converting them into primitive arithmetic and bitwise processor data path. Another secure processor called Ascend, instructions, certain instructions (especially multiplications, is presented in [11] that relies on an ORAM controller to ob- divisions, etc.) may cause timing side-channel leakage due fuscate the address bus. However, information leakage cannot to variable clock cycle requirements based on the operand be prevented due to on-chip resource sharing. An instruction values. Second, both the existing techniques cannot minimize shuffler is proposed in [12] to shuffle independent instructions the hamming weight of different keys. Third, both the existing randomly for protection against side-channel attacks. techniques result in performance degradation as additional In this paper, we propose the CIDPro framework as a instructions are introduced to equalize the execution times. countermeasure against timing side-channel attacks especially in low noise embedded systems by utilizing both software and Algorithm 1 Modular Exponentiation hardware methods with minimal resource overhead. Input: data y, private key k of length d, integer N III. PROPOSED SOLUTION Output: yk mod N In this section, we describe the proposed CIDPro framework 1: procedure MODEXP(y, k, N) and its hardware implementation that utilizes custom instruc- 2: r 1 tions to effectively reduce timing side-channel leakage with 3: for i 1 to d do low hardware cost and acceptable performance overhead. 4: if (k mod 2 == 1) then . Critical Condition 5: r (r × y) mod N A. CIDPro Framework 6: y (y × y) mod N The premise of our framework is hardware diversification 7: k k 1 using custom instructions to execute diversified (time-varying) 8: return r mod N instructions (DIs) as shown in Figure 2. The original source code of the program is given to the The sliding window technique [7] has been previously pre- framework, which consists of two parts: 1) An LLVM pass sented to reduce the effect of the hamming weight difference transforming the source code into an assembly file, and of keys on the execution time of the modExp function. This 2) custom instruction generation of a set of m diversified technique not only improves the performance but also reduces instructions DI = fDI1; DI2; : : : ; DImg. Each DIi 2 DI the timing-channel leakage. However, the sliding window with 1 ≤ i ≤ m performs an arithmetic operation such as an technique is not able to eliminate the information leakage. In ADD, MUL, etc, which is usually found in the source code of j particular, the residual timing leakage is notable on embedded cryptographic primitives. Further, each IIi 2 DIi represents systems with a low noise runtime environment. a diversified version of the same operation with 1 ≤ j ≤ n. j These limitations of the existing approaches are highlighted Therefore every instance IIi provides the same functionality 1 2 n in Figures 1(b)-(d), which show the timing histograms of the (i.e. f(IIi ) = f(IIi ) = ··· = f(IIi )), but exhibits different RSA algorithm (that includes the modExp function) when it execution time characteristics. is executed with two different keys in the absence of an OS, For each DIi, a corresponding hardware module i.e. in a bare metal environment that is common in embedded CoP r(DIi) is implemented in a hardware description lan- systems [8]. The timing characteristics corresponding to the guage (HDL). These modules are integrated as custom in- two different keys are clearly distinguishable with the ex- structions (CI) in the Secured Processor together with a isting approaches and hence, they do not provide effective Diversity Control Unit and a Pseudo Random Number Gen- countermeasures against timing side-channel attacks. As such, erator (PRNG). At runtime, the Diversity Control Unit selects executing functions in constant time cannot be easily achieved the corresponding DIi based on the CI, while the random j in software, particularly for embedded systems. number determines the IIi to be executed.
Recommended publications
  • Hamming Weight Attacks on Cryptographic Hardware – Breaking Masking Defense?
    Hamming Weight Attacks on Cryptographic Hardware { Breaking Masking Defense? Marcin Gomu lkiewicz1 and Miros law Kuty lowski12 1 Cryptology Centre, Poznan´ University 2 Institute of Mathematics, Wroc law University of Technology, ul. Wybrzeze_ Wyspianskiego´ 27 50-370 Wroc law, Poland Abstract. It is believed that masking is an effective countermeasure against power analysis attacks: before a certain operation involving a key is performed in a cryptographic chip, the input to this operation is com- bined with a random value. This has to prevent leaking information since the input to the operation is random. We show that this belief might be wrong. We present a Hamming weight attack on an addition operation. It works with random inputs to the addition circuit, hence masking even helps in the case when we cannot control the plaintext. It can be applied to any round of the encryption. Even with moderate accuracy of measuring power consumption it de- termines explicitly subkey bits. The attack combines the classical power analysis (over Hamming weight) with the strategy of the saturation at- tack performed using a random sample. We conclude that implementing addition in cryptographic devices must be done very carefully as it might leak secret keys used for encryption. In particular, the simple key schedule of certain algorithms (such as IDEA and Twofish) combined with the usage of addition might be a serious danger. Keywords: cryptographic hardware, side channel cryptanalysis, Ham- ming weight, power analysis 1 Introduction Symmetric encryption algorithms are often used to protect data stored in inse- cure locations such as hard disks, archive copies, and so on.
    [Show full text]
  • Type I Codes Over GF(4)
    Type I Codes over GF(4) Hyun Kwang Kim¤ San 31, Hyoja Dong Department of Mathematics Pohang University of Science and Technology Pohang, 790-784, Korea e-mail: [email protected] Dae Kyu Kim School of Electronics & Information Engineering Chonbuk National University Chonju, Chonbuk 561-756, Korea e-mail: [email protected] Jon-Lark Kimy Department of Mathematics University of Louisville Louisville, KY 40292, USA e-mail: [email protected] Abstract It was shown by Gaborit el al. [10] that a Euclidean self-dual code over GF (4) with the property that there is a codeword whose Lee weight ´ 2 (mod 4) is of interest because of its connection to a binary singly-even self-dual code. Such a self-dual code over GF (4) is called Type I. The purpose of this paper is to classify all Type I codes of lengths up to 10 and extremal Type I codes of length 12, and to construct many new extremal Type I codes over GF (4) of ¤The present study was supported by Com2MaC-KOSEF, POSTECH BSRI research fund, and grant No. R01-2006-000-11176-0 from the Basic Research Program of the Korea Science & Engineering Foundation. ycorresponding author, supported in part by a Project Completion Grant from the University of Louisville. 1 lengths from 14 to 22 and 34. As a byproduct, we construct a new extremal singly-even self-dual binary [36; 18; 8] code, and a new ex- tremal singly-even self-dual binary [68; 34; 12] code with a previously unknown weight enumerator W2 for ¯ = 95 and γ = 1.
    [Show full text]
  • Arxiv:1311.6244V1 [Physics.Comp-Ph] 25 Nov 2013
    An efficient implementation of Slater-Condon rules Anthony Scemama,∗ Emmanuel Giner November 26, 2013 Abstract Slater-Condon rules are at the heart of any quantum chemistry method as they allow to simplify 3N- dimensional integrals as sums of 3- or 6-dimensional integrals. In this paper, we propose an efficient implementation of those rules in order to identify very rapidly which integrals are involved in a matrix ele- ment expressed in the determinant basis set. This implementation takes advantage of the bit manipulation instructions on x86 architectures that were introduced in 2008 with the SSE4.2 instruction set. Finding which spin-orbitals are involved in the calculation of a matrix element doesn't depend on the number of electrons of the system. In this work we consider wave functions Ψ ex- For two determinants which differ by two spin- pressed as linear combinations of Slater determinants orbitals: D of orthonormal spin-orbitals φ(r): jl hDjO1jDiki = 0 (4) X Ψ = c D (1) jl i i hDjO2jDiki = hφiφkjO2jφjφli − hφiφkjO2jφlφji i All other matrix elements involving determinants Using the Slater-Condon rules,[1, 2] the matrix ele- with more than two substitutions are zero. ments of any one-body (O1) or two-body (O2) oper- An efficient implementation of those rules requires: ator expressed in the determinant space have simple expressions involving one- and two-electron integrals 1. to find the number of spin-orbital substitutions in the spin-orbital space. The diagonal elements are between two determinants given by: 2. to find which spin-orbitals are involved in the X substitution hDjO1jDi = hφijO1jφii (2) i2D 3.
    [Show full text]
  • Faster Population Counts Using AVX2 Instructions
    Faster Population Counts Using AVX2 Instructions Wojciech Mula,Nathan Kurz and Daniel Lemire∗ ?Universit´edu Qu´ebec (TELUQ), Canada Email: [email protected] Counting the number of ones in a binary stream is a common operation in database, information-retrieval, cryptographic and machine-learning applications. Most processors have dedicated instructions to count the number of ones in a word (e.g., popcnt on x64 processors). Maybe surprisingly, we show that a vectorized approach using SIMD instructions can be twice as fast as using the dedicated instructions on recent Intel processors. The benefits can be even greater for applications such as similarity measures (e.g., the Jaccard index) that require additional Boolean operations. Our approach has been adopted by LLVM: it is used by its popular C compiler (Clang). Keywords: Software Performance; SIMD Instructions; Vectorization; Bitset; Jaccard Index 1. INTRODUCTION phy [5], e.g., as part of randomness tests [6] or to generate pseudo-random permutations [7]. They can help find We can represent all sets of integers in f0; 1;:::; 63g duplicated web pages [8]. They are frequently used in using a single 64-bit word. For example, the word 0xAA bioinformatics [9, 10, 11], ecology [12], chemistry [13], (0b10101010) represents the set f1; 3; 5; 7g. Intersections and so forth. Gueron and Krasnov use population-count and unions between such sets can be computed using instructions as part of a fast sorting algorithm [14]. a single bitwise logical operation on each pair of words The computation of the population count is so (AND, OR). We can generalize this idea to sets of important that commodity processors have dedicated integers in f0; 1; : : : ; n − 1g using dn=64e 64-bit words.
    [Show full text]
  • Coding Theory and Applications Solved Exercises and Problems Of
    Coding Theory and Applications Solved Exercises and Problems of Linear Codes Enes Pasalic University of Primorska Koper, 2013 Contents 1 Preface 3 2 Problems 4 2 1 Preface This is a collection of solved exercises and problems of linear codes for students who have a working knowledge of coding theory. Its aim is to achieve a balance among the computational skills, theory, and applications of cyclic codes, while keeping the level suitable for beginning students. The contents are arranged to permit enough flexibility to allow the presentation of a traditional introduction to the subject, or to allow a more applied course. Enes Pasalic [email protected] 3 2 Problems In these exercises we consider some basic concepts of coding theory, that is we introduce the redundancy in the information bits and consider the possible improvements in terms of improved error probability of correct decoding. 1. (Error probability): Consider a code of length six n = 6 defined as, (a1; a2; a3; a2 + a3; a1 + a3; a1 + a2) where ai 2 f0; 1g. Here a1; a2; a3 are information bits and the remaining bits are redundancy (parity) bits. Compute the probability that the decoder makes an incorrect decision if the bit error probability is p = 0:001. The decoder computes the following entities b1 + b3 + b4 = s1 b1 + b3 + b5 == s2 b1 + b2 + b6 = s3 where b = (b1; b2; : : : ; b6) is a received vector. We represent the error vector as e = (e1; e2; : : : ; e6) and clearly if a vector (a1; a2; a3; a2+ a3; a1 + a3; a1 + a2) was transmitted then b = a + e, where '+' denotes bitwise mod 2 addition.
    [Show full text]
  • Conversion of Mersenne Twister to Double-Precision Floating-Point
    Conversion of Mersenne Twister to double-precision floating-point numbers Shin Harasea,∗ aCollege of Science and Engineering, Ritsumeikan University, 1-1-1 Nojihigashi, Kusatsu, Shiga, 525-8577, Japan. Abstract The 32-bit Mersenne Twister generator MT19937 is a widely used random number generator. To generate numbers with more than 32 bits in bit length, and particularly when converting into 53-bit double-precision floating-point numbers in [0, 1) in the IEEE 754 format, the typical implementation con- catenates two successive 32-bit integers and divides them by a power of 2. In this case, the 32-bit MT19937 is optimized in terms of its equidistribution properties (the so-called dimension of equidistribution with v-bit accuracy) under the assumption that one will mainly be using 32-bit output values, and hence the concatenation sometimes degrades the dimension of equidis- tribution compared with the simple use of 32-bit outputs. In this paper, we analyze such phenomena by investigating hidden F2-linear relations among the bits of high-dimensional outputs. Accordingly, we report that MT19937 with a specific lag set fails several statistical tests, such as the overlapping collision test, matrix rank test, and Hamming independence test. Keywords: Random number generation, Mersenne Twister, Equidistribution, Statistical test 2010 MSC: arXiv:1708.06018v4 [math.NA] 2 Sep 2018 65C10, 11K45 1. Introduction Random number generators (RNGs) (or more precisely, pseudorandom number generators) are an essential tool for scientific computing, especially ∗Corresponding author Email address: [email protected] (Shin Harase) Preprint submitted to Elsevier September 5, 2018 for Monte Carlo methods.
    [Show full text]
  • Applications of Search Techniques to Cryptanalysis and the Construction of Cipher Components. James David Mclaughlin Submitted F
    Applications of search techniques to cryptanalysis and the construction of cipher components. James David McLaughlin Submitted for the degree of Doctor of Philosophy (PhD) University of York Department of Computer Science September 2012 2 Abstract In this dissertation, we investigate the ways in which search techniques, and in particular metaheuristic search techniques, can be used in cryptology. We address the design of simple cryptographic components (Boolean functions), before moving on to more complex entities (S-boxes). The emphasis then shifts from the construction of cryptographic arte- facts to the related area of cryptanalysis, in which we first derive non-linear approximations to S-boxes more powerful than the existing linear approximations, and then exploit these in cryptanalytic attacks against the ciphers DES and Serpent. Contents 1 Introduction. 11 1.1 The Structure of this Thesis . 12 2 A brief history of cryptography and cryptanalysis. 14 3 Literature review 20 3.1 Information on various types of block cipher, and a brief description of the Data Encryption Standard. 20 3.1.1 Feistel ciphers . 21 3.1.2 Other types of block cipher . 23 3.1.3 Confusion and diffusion . 24 3.2 Linear cryptanalysis. 26 3.2.1 The attack. 27 3.3 Differential cryptanalysis. 35 3.3.1 The attack. 39 3.3.2 Variants of the differential cryptanalytic attack . 44 3.4 Stream ciphers based on linear feedback shift registers . 48 3.5 A brief introduction to metaheuristics . 52 3.5.1 Hill-climbing . 55 3.5.2 Simulated annealing . 57 3.5.3 Memetic algorithms . 58 3.5.4 Ant algorithms .
    [Show full text]
  • Calculating Hamming Distance with the IBM Q Experience José Manuel Bravo [email protected] Prof
    Preprints (www.preprints.org) | NOT PEER-REVIEWED | Posted: 12 April 2018 doi:10.20944/preprints201804.0164.v1 Calculating Hamming distance with the IBM Q Experience José Manuel Bravo [email protected] Prof. Computer Science and Technology, High School, Málaga, Spain Abstract In this brief paper a quantum algorithm to calculate the Hamming distance of two binary strings of equal length (or messages in theory information) is presented. The algorithm calculates the Hamming weight of two binary strings in one query of an oracle. To calculate the hamming distance of these two strings we only have to calculate the Hamming weight of the xor operation of both strings. To test the algorithms the quantum computer prototype that IBM has given open access to on the cloud has been used to test the results. Keywords: quantum algorithm, Hamming weight, Hamming distance Introduction This quantum algorithms uses quantum parallelism as the fundamental feature to evaluate The advantage of the quantum computation a function implemented in a quantum oracle for to solve more efficiently than classical many different values of x at the same time computation some algorithms is one of the most because it exploits the ability of a quantum important key for scientists to continue researching computer to be in superposition of different states. and developing news quantum algorithms. Moreover it uses a property of quantum Grover´s searching quantum algorithm is able to mechanics known as interference. In a quantum select one entry between 2 with output 1 in only computer it is possible for the two alternatives to O(log(n)) queries to an oracle.
    [Show full text]
  • FED-STD-1037C the Number of Digit Positions in Which the Corresponding Digits of Two Binary Numbers Or Words of the Same Length
    FED-STD-1037C Hagelbarger code: A Hamming distance between 1011101 and 1001001 convolutional code that enables is two. Note 2: The concept can be extended to error bursts to be corrected other notation systems. For example, the Hamming provided that there are relatively distance between 2143896 and 2233796 is three, long error-free intervals between and between “toned” and “roses” it is also three. the error bursts. Note: In the Synonym signal distance. Hagelbarger code, inserted parity check bits are spread out in time so that an error burst is not likely to affect more than one of the groups in which parity is checked. half-duplex (HDX) operation: Operation in which communication between two terminals occurs in either direction, but in only one direction at a time. (188) Note: Half-duplex operation may occur on a half-duplex circuit or on a duplex circuit, but it may not occur on a simplex circuit. Synonyms one-way reversible operation, two-way alternate operation. halftone: Any photomechanical printing surface or the impression therefrom in which detail and tone values are represented by a series of evenly spaced dots in varying size and shape, varying in direct the number of digit positions in which the proportion to the intensity of tones they represent. corresponding digits of two binary numbers or [JP1] words of the same length are different halftone characteristic: 1. In facsimile systems, the Hamming weight: The number of non-zero symbols relationship between the density of the recorded in a symbol sequence. Note: For binary signaling, copy and the density of the object, i.e., the original.
    [Show full text]
  • Bits and Bit Sequences Integers
    Data ● (Some repeating CS1083, ECE course) ● bits and bit sequences ● integers (signed and unsigned) ● bit vectors ● strings and characters ● floating point numbers ● hexadecimal and octal notations Bits and Bit Sequences ● Fundamentally, we have the binary digit, 0 or 1. ● More interesting forms of data can be encoded into a bit sequence. ● 00100 = “drop the secret package by the park entrance” 00111 = “Keel Meester Bond” ● A given bit sequence has no meaning unless you know how it has been encoded. ● Common things to encode: integers, doubles, chars. And machine instructions. Encoding things in bit sequences (From textbook) ● Floats ● Machine Instructions How Many Bit Patterns? ● With k bits, you can have 2k different patterns ● 00..00, 00..01, 00..10, … , 11..10, 11..11 ● Remember this! It explains much... ● E.g., if you represent numbers with 8 bits, you can represent only 256 different numbers. Names for Groups of Bits ● nibble or nybble: 4 bits ● octet: 8 bits, always. Seems pedantic. ● byte: 8 bits except with some legacy systems. In this course, byte == octet. ● after that, it gets fuzzy (platform dependent). For 32-bit ARM, – halfword: 16 bits – word: 32 bits Unsigned Binary (review) ● We can encode non-negative integers in unsigned binary. (base 2) ● 10110 = 1*24 + 0*23 + 1*22 + 1*21 +1*20 represents the mathematical concept of “twenty-two”. In decimal, this same concept is written as 22 = 2*101 + 2*100. ● Converting binary to decimal is just a matter of adding up powers of 2, and writing the result in decimal. ● Going from decimal to binary is trickier.
    [Show full text]
  • A Loopless Gray Code for Minimal Signed-Binary Representations
    A Loopless Gray Code for Minimal Signed-Binary Representations Gurmeet Singh Manku1 and Joe Sawada2 1 Google Inc., USA [email protected] http://www.cs.stanford.edu/∼manku 2 University of Guelph, Canada [email protected] http://www.cis.uoguelph.ca/∼sawada Abstract. Astring...a2a1a0 over the alphabet {−1, 0, 1} is said to be k a minimal signed-binary representation of an integer n if n = k≥0 ak2 and the number of non-zero digits is minimal. We present a loopless (and hence a Gray code) algorithm for generating all minimal signed binary representations of a given integer n. 1 Introduction Astring...a a a is said to be a signed-binary representation 2 1 0 ¯¯ ¯ n n a k a ∈{− , , } 1101001101 (SBR) of an integer if = k≥0 k2 and k 1 0 1 ¯ ¯¯ ¯ k 10101001101 for all .Aminimal SBR has the least number of non-zero dig- 101¯100¯ 1¯10¯ 1¯ ¯ its. For example, 45 has five minimal SBRs: 101101, 110101, 101¯10¯ 1010¯ 1¯ 1010¯ 101,¯ 10100¯ 1¯1¯ and 11001¯1,¯ where 1¯ denotes −1. Our main 101010¯ 1010¯ 1¯ result is a loopless algorithm that generates all minimal SBRs 110101010¯ 1¯ for an integer n in Gray code order. See Fig. 1 for an exam- 1100110101¯ ple. Our algorithm requires linear time for generating the first 1010011010¯ 1¯ string. Thereafter, only O(1)timeisrequiredintheworst-case 10100110011¯ for identifying the portion of the current string to be modified 1100110011 ¯ for generating the next string1. 1101010011 101010¯ 10011¯ Volumes 3 and 4 of Knuth’s The Art of Computer Pro- 101¯10¯ 10011¯ gramming are devoted entirely to algorithms for generation of combinatorial objects.
    [Show full text]
  • Calculating Hamming Distance with the IBM Q Experience José Manuel Bravo [email protected] Prof
    Preprints (www.preprints.org) | NOT PEER-REVIEWED | Posted: 16 April 2018 doi:10.20944/preprints201804.0164.v2 Calculating Hamming distance with the IBM Q Experience José Manuel Bravo [email protected] Prof. Computer Science and Technology, High School, Málaga, Spain Abstract In this paper a quantum algorithm to calculate the Hamming distance of two binary strings of equal length (or messages in theory information) is presented. The algorithm calculates the Hamming weight of two binary strings in one query of an oracle. To calculate the hamming distance of these two strings we only have to calculate the Hamming weight of the xor operation of both strings. To test the algorithms the quantum computer prototype that IBM has given open access to on the cloud has been used to test the results. Keywords: quantum algorithm, Hamming weight, Hamming distance Introduction This quantum algorithms uses quantum parallelism as the fundamental feature to evaluate The advantage of the quantum computation a function implemented in a quantum oracle for to solve more efficiently than classical many different values of x at the same time computation some algorithms is one of the most because it exploits the ability of a quantum important key for scientists to continue researching computer to be in superposition of different states. and developing news quantum algorithms. Moreover it uses a property of quantum Grover´s searching quantum algorithm is able to mechanics known as interference. In a quantum select one entry between 2푛 with output 1 in only computer it is possible for the two alternatives to O(log(n)) queries to an oracle.
    [Show full text]