DOCSLIB.ORG

Modicon Ladder Logic Block Library User Guide

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Modicon Ladder Logic Block Library User Guide Modicon Ladder Logic Block Library User Guide 840 USE 101 00 Version 3.0 August 2001 Schneider Electric One High Street North Andover , MA 01845 Preface The data and illustrations found in this book are not binding. We reserve the right to modify our products in line with our policy of continuous product development. The information in this document is subject to change without notice and should not be construed as a commitment by Schneider Electric. Schneider Electri c assumes no responsibility for any errors that may appear in this document. If you have any suggestions for improvements or amendments or have found errors in this publication, please notify us by using the form on the last page of this publication. No part of this document may be reproduced in any form or by any means, electronic or mechanical, including photocopying, without express written permission of the Publisher, Schneider Electric. Caution: All pertinent state, regional, and local safety regulations must be observed when installing and using this product. For reasons of safety and to assure compliance with documented system data, repairs to components should be performed only by the manufacturer . MODSOFT is a registered trademark of Schneider Electric. The following are trademarks of Schneider Electric. Modicon Quantum Automation Series Modbus Plus Modbus Modbus II 984 PLC Compact 984 PLC Modicon Micro PLC DIGITALandDECareregisteredtrademarksofDigitalEquipment Corporation. IBM and IBM AT are registered trademarks of International Business Machines Corporation. Microsoft and MSDOS are registered trademarks of Microsoft Corporation. Copyright 20 01, Schneider Electric Printed in U.S.A. 840 USE 101 00 Preface iii Contents Chapter 1 Ladder Logic Overview........................... 1 1.1 Segments and Networks in Ladder Logic......................... 2 1.1.1 A Ladder Logic Network............................. 2 1.1.2 Coil Placement in a Network......................... 3 1.1.3 Ladder Logic Segments.............................. 4 1.2 How a PLC Solves Ladder Logic................................. 5 1.3 Ladder Logic Elements and Instructions.......................... 7 Chapter 2 Memory Allocation in a PLC....................... 11 2.1 User Memory.................................................. 12 2.1.1 User Logic.......................................... 12 2.1.2 User Memory....................................... 12 2.1.3 System Overhead................................... 13 2.1.4 Memory Backup.................................... 13 2.2 State RAM Values.............................................. 14 2.2.1 A Referencing System for Inputs and Outputs......... 14 2.2.2 Storing Discrete and Register Data in State RAM...... 15 2.3 State RAM Structure........................................... 16 2.3.1 Minimum Required State RAM Values................ 17 2.3.2 History and Disable Bits for Discrete References....... 17 2.4 The Configuration Table........................................ 18 2.4.1 Assigning a Battery Coil............................. 18 2.4.2 Assigning a Timer Register.......................... 18 2.4.3 The Time of Day Clock............................... 19 2.4.4 Configuration Overview............................. 20 2.5 The I/O Map Table.............................................. 22 2.5.1 Determining the Size of the I/O Map Table............. 22 2.5.2 Writing Data to the I/O Map Table.................... 22 840 USE 101 00 Contents v Chapter 3 Ladder Logic Opcodes........................... 23 3.1 Translating Ladder Logic Elements in System Memory............ 24 3.1.1 Translating Logic Elements and Non-DX Functions.... 24 3.2 Translating DX Instructions in the System Memory Database...... 26 3.2.1 How the x and z Bits Are Used in 16-bit Nodes......... 26 3.2.2 How the x and z Bits Are Used in 24-bit Nodes......... 27 3.2.3 Opcodes for Standard DX Instructions................ 28 3.2.4 How the y Bits are Utilized for DX Functions.......... 28 3.3 Opcode Defaults for Loadables................................... 29 3.3.1 How to Handle Opcode Conflicts...................... 29 Chapter 4 Ladder Logic Elements........................... 31 4.1 Contacts....................................................... 32 4.1.1 Normally Open Contacts............................. 32 4.1.2 Normally Closed Contacts............................ 33 4.1.3 Positive Transitional Contacts........................ 33 4.1.4 Negative Transitional Contacts....................... 34 4.2 Coils.......................................................... 36 4.2.1 Normal Coils....................................... 36 4.2.2 Latched or Memory-retentive Coils................... 36 4.2.3 A Simple Contact-Coil logic Example.................. 37 4.2.4 Coil Usage in a Logic Network........................ 37 4.2.5 General Coil Usage Guidelines....................... 38 4.3 Shorts......................................................... 39 4.3.1 Horizontal Shorts................................... 39 4.3.2 Vertical Shorts...................................... 39 4.4 Using Logic Elements to Create Control Circuits.................. 40 4.4.1 A Logical AND Circuit............................... 40 4.4.2 A Logical OR Circuit................................ 40 4.4.3 A Logical XOR Circuit............................... 41 4.4.4 Building a Seal Circuit.............................. 41 4.5 Storing Contacts and Coils in Registers........................... 43 4.6 NOBT......................................................... 45 4.7 NCBT......................................................... 47 4.8 NBIT.......................................................... 49 4.9 SBIT.......................................................... 51 4.10 RBIT.......................................................... 53 vi Contents 840 USE 101 00 4.11 Example: Implementing a Motor Starter Circuit................... 55 Chapter 5 Counters and Timers............................. 59 5.1 UCTR......................................................... 60 5.1.1 Characteristics...................................... 60 5.1.2 Representation in Ladder Logic....................... 60 5.1.3 Up-Counter Example................................ 61 5.2 DCTR......................................................... 62 5.3 T1.0 Timer..................................................... 64 5.3.1 Characteristics...................................... 64 5.3.2 Representation in Ladder Logic....................... 64 5.3.3 A One-second Timer Example........................ 66 5.4 T0.1 Timer..................................................... 67 5.5 T.01 Timer..................................................... 69 5.6 T1MS Timer................................................... 71 5.6.1 Characteristics...................................... 71 5.6.2 Representation in Ladder Logic....................... 71 5.6.3 A Millisecond Timer Example........................ 72 Chapter 6 Integer and 16-bit Math Instructions............... 75 6.1 ADD.......................................................... 76 6.2 SUB.......................................................... 78 6.3 MUL.......................................................... 80 6.4 DIV........................................................... 82 6.5 AD16.......................................................... 84 6.6 SU16.......................................................... 86 6.7 TEST......................................................... 88 6.8 MU16......................................................... 90 6.9 DV16.......................................................... 93 6.10 ITOF.......................................................... 96 6.11 FTOI.......................................................... 98 6.12 BCD.......................................................... 100 6.13 A Fahrenheit-to-Centigrade Conversion Example.................. 102 Chapter 7 Enhanced Math Capabilities...................... 103 7.1 Capabilities of the EMTH Instruction............................ 104 840 USE 101 00 Contents vii 7.2 Double Precision EMTH Functions............................... 107 7.2.1 Double Precision Addition............................ 107 7.2.2 Double Precision Subtraction......................... 108 7.2.3 Double Precision Multiplication...................... 109 7.2.4 Double Precision Division............................ 110 7.3 Integer EMTH Functions........................................ 111 7.3.1 Square Root........................................ 111 7.3.2 Process Square Root................................. 112 7.3.3 Base 10 Logarithm.................................. 114 7.3.4 Base 10 Antilogarithm............................... 115 7.4 Floating Point EMTH Functions................................. 116 7.4.1 The IEEE Floating Point Standard................... 116 7.4.2 Dealing with Negative Floating Point Numbers........ 116 7.4.3 Integer-to-Floating Point Conversion.................. 117 7.4.4 Integer + Floating Point Addition..................... 118 7.4.5 Integer Floating Point Subtraction.................. 118 7.4.6 Integer x Floating Point Multiplication................ 119 7.4.7 Integer Divided by Floating Point..................... 119 7.4.8 Floating Point Integer Subtraction.................. 120 7.4.9 Floating Point Divided by Integer..................... 120 7.4.10 Integer-Floating Point Comparison................... 121 7.4.11 Floating Point-to-Integer Conversion.................. 122 7.4.12 Floating Point Addition.............................
Load more

Recommended publications
  • PLC/SCADA Systems in Automation Control Design for Individual Quick Freezing Process in Cooling Tunnels
    PLC/SCADA systems in automation control design for individual quick freezing process in cooling tunnels Goran Jagetić, Marko Habazin, Tomislav Špoljarić University of Applied Sciences - Department of Electrical Engineering, Zagreb, Croatia [email protected], [email protected], [email protected] ABSTRACT - Individual quick freezing process is a two periods of operation: refrigeration period and complex cooling process that takes place in cooling defrosting period. Refrigeration period is longer and tunnels and is used for dynamic thermal processing of in it refrigeration elements (compressor, condenser certain type of goods. Type of goods and temperature and evaporator fans) are switched according to room of goods that needs to be achieved over specific time in temperature probe/probes. Defrosting period is much cooling tunnel determine the complexity of cooling process. Complex cooling process is therefore divided shorter and in it defrosting elements (electrical into two types of regulation. Temperature regulation, heaters/hot gas valve) are switched according to the inferior type, is used for control of the cooling and evaporator temperature probe or by time (off- defrosting parts of the system according to predefined delayed timer function of a regulator). Fig. 1 shows room temperature. Superior time-cycle regulation is simplified block diagram of a small scale used to control various cycles of operation by defining refrigeration system operated by one-cycle its time frames. These cycles together form a period of regulation (refrigeration with defrost). time in which the cooling system is appropriately used for goods' freezing. This paper describes further development in automation control design for complex cooling process in cooling tunnels.
    [Show full text]
  • User Manual for PLC Programming With
    User Manual for PLC Programming with CoDeSys 2.3 Copyright ã 1994, 1997, 1999, 2001,2002, 2003 by 3S - Smart Software Solutions GmbH All rights reserved. We have gone to great lengths to ensure this documentation is correct and complete. However, since it is not possible to produce an absolutely error-free text, please feel free to send us your hints and suggestions for improving it. Trademark Intel is a registered trademark and 80286, 80386, 80486, Pentium are trademarks of Intel Corporation. Microsoft, MS and MS-DOS are registered trademarks, Windows is a trademark of Microsoft Corporation. Publisher 3S - Smart Software Solutions GmbH Fischerstraße 19 D-87435 Kempten Tel. +49 831 5 40 31 - 0 Fax +49 831 5 40 31 – 50 Last update 20.08.2003 Version 2.0 Content 1 A Brief Introduction to CoDeSys 1-1 1.1 What is CoDeSys .................................................................................................1-1 1.2 Overview of CoDeSys Functions... ......................................................................1-1 1.3 Overview on the user documentation for CoDeSys.............................................1-3 2 What is What in CoDeSys 2-1 2.1 Project Components.............................................................................................2-1 2.2 Languages... .........................................................................................................2-8 2.2.1 Instruction List (IL)... .............................................................................................2-8 2.2.2 Structured
    [Show full text]
  • Semantic Analysis of Ladder Logic
    Semantic Analysis of Ladder Logic A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science in the Graduate School of The Ohio State University By Soumyashree Gad, M.S. Graduate Program in Computer Science and Engineering The Ohio State University 2017 Master's Examination Committee: Dr. Srinivasan Parthasarathy, Advisor Dr. P. Sadayappan c Copyright by Soumyashree Gad 2017 Abstract Purpose: A careful examination of Ladder Logic program reveals it's hierarchical nature and components, which makes it interpret able. Perhaps, using data mining techniques to interpret the top level and sub-level components can be really useful. This seems like a classification problem. The application of machine learning algo- rithms on the features extracted from ladder logic can give insights of the whole ladder logic code. The components and their interactions are intuitive which certainly add to the probability of getting better results. The learning in the PLC programming can be alleviated by converting the existing PLC code to commonly used formats such as JSON, XML etc. The goal is to consume ladder logic sample, break it down into minor components, identify the components and interactions between them and later write them to JSON. As Ladder logic is the most commonly used programming language for PLCs we decided to start the experiment with Ladder logic program sam- ples. Feature engineering combined with machine learning techniques should provide accurate results for the Ladder Logic data. Methods: The data set contains 6623 records for top level classification with 1421 ALARM, 150 STEP SEQUENCE, 96 SOLENOID samples and 5304 UNCLASSIFIED and 84472 records for sub-level classification which contains sub-level components of the all the ALARM and STEP SEQUENCE samples from the top level data set.
    [Show full text]
  • Siemens Simatic S7 Manuals and Guides
    Siemens Simatic S7 Manuals and Guides Presented By: DCS Center For Product Needs Please Visit: http://www.dcscenter.com/ OR email: [email protected] OR call: 1-800-793-0630 SiemensManuals DCSCenter www.dcscenter.com Table of Contents Introduction...............................................................................2 PLCs..........................................................................................4 Number.Systems.......................................................................8 Terminology.............................................................................2 Basic.Requirements.................................................................8 S7-200.Micro.PLCs..................................................................20 Programming.a.PLC.................................................................33 Discrete.Inputs/Outputs..........................................................4 Analog.Inputs.and.Outputs......................................................48 Timers......................................................................................5 Counters..................................................................................58 High-Speed.Instructions..........................................................6 Specialized.Expansion.Modules..............................................65 Review.Answers......................................................................72 Final.Exam............................................................................... 74 Introduction
    [Show full text]
  • SCADA System Design Standards
    SCADA System Design Standards Prepared By Lake Havasu City, Arizona 2019 Table of Contents Glossary 1.0 Introduction. 2.0 Programmable Logic Controllers (PLC). 2.1 General 2.2 Hardware . 23 Software... 3.0 Operator Interface Terminal (OIT) 3.1 General 3.2 Hardware . 3.3Software. 4.0 Radio and Telemetry Equipment 10 4.1 General . 10 4.2 Hardware .10 4.3 Software.. 10 5.0 Control system networking 11 5.1 General 1 1 5.2 Hardware 1 1 6.0 Computer Hardware .13 6.1 Server 13 6.2 Workstation 13 6.3 Monitor 7.0 UPS. 7.1 Indoor Workstation 7.2OutdoorRemotestations . Figures 1.1 Allen‐Bradley ControlLogix PLC 1.2 Allen‐Bradley CompactLogix PLC 1.3 Example Control System Network Diagram for Typical Installation Tables 1.1 Allen‐Bradley Logix PLC Platform Comparison Glossary AB Allen‐Bradley Rockwell Automation AES Advance Encryption Standard APC American Power Conversion Corporation BOM ‐ Bill of Materials DI ‐ Device Integration ENC ‐ ESTeem Network Configuration FBD ‐ Function Block Programming Language FCC ‐ Federal Communication Commission HMI Human Machine Interface IEEE ‐ Institute of Electrical and Electronics Engineers I/O ‐ Input/Output LAN ‐ Local Area Network LD ‐ Ladder Logic Programming Language I‐HC ‐ Lake Havasu City LM ‐ Lean Managed OIT ‐ Operator Interface Terminal OS ‐ Operating System PLC ‐ Programmable Logic Controller POE ‐ Power over Ethernet 3 RIO ‐ Remote Input/Output RSTP ‐ Rapid Spanning Tree Protocol RTD ‐ Resistance Temperature Detector RTU ‐ Remote Terminal Unit SCADA Supervisory Control and Data Acquisition SFC Sequential Function Chart Programming Language ST ‐ Structured Text Programming Language ST (Fiber) ‐ Straight Tip Fiber Connector UPS Uninterruptable Power Supply VHF Very High Frequency VI‐AN ‐ Virtual Local Area Network VM ‐ Virtual Machine WAN ‐ Wide Area Network WWTP ‐ Waste Water Treatment Plant 4 1.0 Introduction The water and wastewater facilities have been constructed over several years by different integrators and contractors, each with their own approach to control system design and philosophies.
    [Show full text]
  • Ladder Programming Manual
    FT9Y-B1382 FT1A Series Ladder Programming Manual SAFETY PRECAUTIONS Read the SmartAXIS Pro/Lite User’s Manual to make sure of correct operation before starting installation, wiring, operation, maintenance, and inspection of the SmartAXIS. All SmartAXIS modules are manufactured under IDEC’s rigorous quality control system, but users must add a backup or failsafe provision to the control system when using the SmartAXIS in applications where heavy damage or personal injury may be caused in case the SmartAXIS should fail. In this user’s manual, safety precautions are categorized in order of importance to Warning and Caution: Warning Warning notices are used to emphasize that improper operation may cause severe personal injury or death. The SmartAXIS is not designed for use in medical equipment, nuclear power, railways, aviation, passenger vehicle equipment, or similar applications requiring a high degree of reliability and safety. The SmartAXIS cannot be used for such applications. When using the SmartAXIS in applications not described above that require a high degree of reliability in terms of functionality and precision, appropriate measures such as failsafe mechanisms and redundant mechanisms must be taken for a system containing the SmartAXIS. Emergency stop and interlocking circuits must be configured outside the SmartAXIS. If relays or transistors in the SmartAXIS output circuits should fail, outputs may remain in the on or off state. For output signals which may cause serious accidents, configure monitor circuits outside the SmartAXIS. The SmartAXIS self-diagnostic function may detect internal circuit or program errors, stop programs, and turn outputs off. Configure circuits so that the system containing the SmartAXIS is not jeopardized when outputs turn off.
    [Show full text]
  • Programmable Logic Devices (Plds) Lecture 1 Introduction to Micro-Processors and Micro-Controllers
    NPTEL – Mechanical – Mechatronics and Manufacturing Automation Module 3: Programmable Logic Devices (PLDs) Lecture 1 Introduction to Micro-processors and Micro-controllers 1. Introduction Programmable Logic Devices (PLD) are programmable systems and are generally used in manufacturing automation to perform different control functions, according to the programs written in its memory, using low level languages of commands. There are following three types of PLDs are being employed in mechatronics systems. 1. Microprocessor It is a digital integrated circuit which carries out necessary digital functions to process the information obtained from measurement system. 2. Microcomputer It uses microprocessor as its central processing unit and contains all functions of a computer. 3. Programmable Logic Controller (PLC) It is used to control the operations of electro-mechanical devices especially in tough and hazardous industrial environments. A typical programmable machine has basic three components as shown in Figure 3.1.1: 1. Processor, which processes the information collected from measurement system and takes logical decisions based on the information. Then it sends this information to actuators or output devices. 2. Memory, it stores a. the input data collected from sensors b. the programs to process the information and to take necessary decisions or actions. Program is a set of instructions written for the processor to perform a task. A group of programs is called software. Joint initiative of IITs and IISc – Funded by MHRD Page 1 of 36 NPTEL – Mechanical – Mechatronics and Manufacturing Automation 3. Input/output devices: these are used to communicate with the outside world/operator. Figure 3.1.1 Components of a programmable logic device Joint initiative of IITs and IISc – Funded by MHRD Page 2 of 36 NPTEL – Mechanical – Mechatronics and Manufacturing Automation 2.
    [Show full text]
  • 2Basic Ladder Logic Programming
    2 Basic Ladder Logic Programming Chapter Topics: • Basic ladder logic symbols • Ladder logic diagram • Ladder logic evaluation • Start/stop logic OBJECTIVES Upon completion of this chapter, you will be able to: • Understand basic ladder logic symbols • Write ladder logic for simple applications Scenario: A program with a long scan time may not detect short-duration events. A manufacturer of small gasoline engines had an intermittent problem on the final assembly line. Sometimes, a defective engine would not be automatically removed from the line for repair at a “kick-out” station. If an operator noticed a problem with an engine, he/she inserted a bolt into a certain hole in the engine carrier. A proximity sensor before the kick-out station sensed the presence of the bolt, and the PLC activated a hydraulic solenoid to push the carrier (and engine) off the main conveyor and into the repair area. A view of this station is shown in Figure 2.1. Further investigation revealed that the duration of the on pulse of the proximity sensor was approximately 3/4 seconds. One PLC controlled all of the stations on the assembly line and its ladder logic program was quite large. As indicated in the PLC status, the time to scan the ladder logic program was slightly less than 1 second. Hence, it was very likely that a pulse from the proximity sensor could be undetected by the PLC processor. The proximity sensor could be off at the start of the ladder scan, generate an on pulse from a passing bolt in the carrier, and be off at the start of the next ladder scan.
    [Show full text]
  • Robot Programming by Demonstration Handbook of Robotics
    Robot Programming By Demonstration Handbook Of Robotics Chapfallen and justiciary Gilbert never fertilises his kileys! Wearing and comfortless Forrester always bullyrags vocationally and bronzed his muley. Pentecostal Martie always poaches his pronaos if Tristan is statuary or joint appropriately. Get now open source, the child development and, education robot based on object handling either incremental system of robot programming by demonstration is that the On a major computer science at a compensated imaging satellites is still many. The blue region and interacting force posture review and modular and active learner and managers and properly interface for their speaking language. Result comparison of insertions for different controller. The handbook is a function that were designed to provide some important to jump into advanced content. Do by post Kuka Training manuals here. The creators will not once held accountable for any unintentional flaws or omissions that may and found. Lee K, Su Y, Kim T K, et al. In sorting tasks, objects that are different from each tire are separated based on their features. Determining which may get initial positions. An important that are located on workplace by demonstration methods shown, handbook of robot programming by demonstration? Issue is like it is not require good project saved on the handbook of the handbook of robot programming demonstration robotics? For a simple; this robot programming of demonstrated via ladder logic systems is. There is useful as different schools teach key skill acquisition is filled, robotics programming languages are ready to newly developed a wide range of coding workshops and used by moulding behavior induction by the chapter numbering begins or.
    [Show full text]
  • See a List of All Automation Technology & Robotics Courses
    Automation Technology & Robotics Courses ATP 100 Introduction to Manufacturing & Programmable Logic Controllers Description: Explores the origin and basic operation of programmable logic controllers (PLC) in manufacturing processes. Laboratory exercises include ladder logic programming, installation, adjustment, and testing of digital and analog sensors, signal conditioners, and basic troubleshooting concepts. Prerequisites: None. ATP 106 Industrial Electrical Systems Description: Safety for electrical power and control systems, DC and AC circuit analysis, DC power supplies, switches and proximity sensors, inductors and capacitors, electrical and engineering documentation and schematics, digital multimeter and oscilloscope operation, solid state relays, and industrial control transformers. Prerequisites: None. ATP 111 Mechanical Systems & Maintenance Description: Examination of mechanical drive systems. Includes fundamentals of direct drives, belt and pulley drives, chain drives and gear drives. Explores calculating and measuring quantities such as power, speed, torque, speed and torque reduction/amplification, and backlash. Also includes hands-on experience assembling and aligning components, testing and troubleshooting systems. Prerequisites: None. ATP 115 Fluid Power Description: Fundamental industrial fluid power concepts including hydraulic and pneumatic installation, maintenance, and adjustments for the control of automated manufacturing systems. Prerequisites: None. ATP 201 Programmable Logic Controller (PLC) Systems Description:
    [Show full text]
  • Basics of Plcs
    Siemens STEP 2000 Course Basics of PLCs It's easy to get in STEP! Download any course. Hint: Make sure you download all parts for each course and the test answer form. Complete each chapter and its review section Print the test answer form, take the final exam and fill in the form. Hint: The final exam is always at the end of the last part. Send your test answer form to EandM for grading. If you achieve a score of 70% or better, we'll send you a certificate of completion! If you have any questions, contact EandM Training at 866.693.2636 or fax 707.473.3190 or [email protected]. Need more information? Contact EandM at 866.693.2636 or fax 707.473.3190 or [email protected] for product information, quotes, classroom training courses and more. STEP 2000 Courses distributed by www.eandm.com Table of Contents Introduction ..............................................................................2 PLCs .........................................................................................4 Number Systems ......................................................................8 Terminology ............................................................................14 Basic Requirements ................................................................23 S7-200 Micro PLCs .................................................................28 Connecting External Devices ..................................................39 Programming a PLC ................................................................41 Discrete Inputs/Outputs .........................................................49
    [Show full text]
  • PLC Code Vulnerabilities Through SCADA Systems Sidney E
    University of South Carolina Scholar Commons Theses and Dissertations 1-1-2013 PLC Code Vulnerabilities Through SCADA Systems Sidney E. Valentine, Jr. University of South Carolina Follow this and additional works at: https://scholarcommons.sc.edu/etd Part of the Computer Sciences Commons, and the Electrical and Computer Engineering Commons Recommended Citation Valentine, Jr., S. E.(2013). PLC Code Vulnerabilities Through SCADA Systems. (Doctoral dissertation). Retrieved from https://scholarcommons.sc.edu/etd/803 This Open Access Dissertation is brought to you by Scholar Commons. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of Scholar Commons. For more information, please contact [email protected]. PLC Code Vulnerabilities Through SCADA Systems By Sidney E Valentine Bachelor of Science West Virginia University Institute of Technology 1995 Master of Science The University of South Carolina 2000 Submitted in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy in Computer Science and Engineering College of Engineering and Computing University of South Carolina 2013 Accepted by: Dr. Csilla Farkas, Major Professor Dr. Manton Matthews, Committee Member Dr. John Bowles, Committee Member Dr. Wenyuan Xu, Committee Member Dr. Herbert Ginn, Committee Member Dr. Lacy Ford, Vice Provost and Dean of Graduate Studies © Copyright by Sidney E Valentine, 2013 All Rights Reserved. ii Dedication I would like to dedicate this work to my wife Amanda, my son Jake and my parents Sid and Ruth Valentine. To my wife and son, you have helped me more in this endeavor than you will ever know. I appreciate the patience and support that each of you have shown in allowing me to pursue this dream.
    [Show full text]