DOCSLIB.ORG

320 Virtual Memory

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
320 Virtual Memory USOO864.3659B1 (12) United States Patent (10) Patent No.: US 8,643,659 B1 Baldwin (45) Date of Patent: Feb. 4, 2014 (54) SHADER WITH GLOBAL AND (56) References Cited INSTRUCTION CACHES U.S. PATENT DOCUMENTS (75) Inventor: David R. Baldwin, Weybridge (GB) 4,928,224. A 5/1990 Zulian (73) Assignee: 3DLabs Inc., Ltd., Hamilton (BM) 3. R ck 58. yet al. ....................... T12/228 7.245,302 B1* 7/2007 Donham et al. .............. 345,519 (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 * cited by examiner U.S.C. 154(b) by 1387 days. Primary Examiner — Jeffrey Chow (21) Appl. No.: 10/958,758 (74) Attorney, Agent, or Firm — 3DLabs Inc., Ltd. (22) Filed: Oct. 5, 2004 (57) ABSTRACT O O An instruction cache and data cache used to virtualize the Related U.S. Application Data storage of global data and instructions used by graphics shad (60) Provisional application No. 60/533,532, filed on Dec. ers. Present day hardware design stores the global data and 31, 2003. instructions used by the shaders in a fixed amount of registers or writable control store (WCS). However, this traditional (51) Int. Cl. approach limits the size and the complexity of the shaders that G09G 5/36 (2006.01) can be supported. By virtualizing the storage of the global (52) U.S. Cl. data and instructions, the amount of global or state memory USPC - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 345/557 available tO the shader and the length of the shading programs (58) Field of Classification Search are no longer constrained by the physical on-chip memory. USPC ........... 345/418,506, 519,557; 712/219, 228 See application file for complete search history. 20 Claims, 13 Drawing Sheets FRAGMENT SHADING UNIT 110 Instruction Fragment Cache Cache 321 320 Virtual Memory U.S. Patent Feb. 4, 2014 Sheet 1 of 13 US 8,643,659 B1 MEMORY CONTROLLER ens180 Halol RequestsOther tArbiter --------------- si---------- Fragment Filter Fragment Cache Arbiter Cache - Read Read Only E 's E Command E E Command 120 N. -------"YF-FF0-ft--FFO-- Command Mux Stream Controller 130- N a 150 instruction n Global Cache Registers Cache 40 PEinst It is | ) 110 FIFO8) I Sequence? M PrOCeSSOrragment El Seq Data Texture IXCmd FIFO2 ----- FIFO EMem Write Plane E FIFO FRAGMENT I Circular SHADING Buffer UNIT Plane FIFO U.S. Patent Feb. 4, 2014 Sheet 2 of 13 US 8,643,659 B1 P20 Core Architecture Block Diagram O n T&L Subsystem Cull 9. 1A100 ClippingCull CD Vertex Vertex t SB Parameter Transform Vertex Viewport Polygon kB S Generator Transform Mode Ol CD cC C - - - - - a mam - as a ma - a - - - - - Visibility- - - - - - - Subsystem- - - - as a an am am a eur up are am m in a mamam - - 1A160 Wis Cache Vis Addr treatWis Setup an um em - a sm an - - - a man as us v - ---- Host Out -- or v- - -ar - -an or we u- - aaa- - 1A195 s ------------------------------------------- L--------- SD ACdr SD Setup H SD Data Pixel Addr Pixel Data: CD SDartrict. Subsystem SD Cache: Pixel Subsystem Cache J T-1A180 ------------------ ...it .1A190.........: - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -(E) (E FIG. 1A - A U.S. Patent Feb. 4, 2014 Sheet 3 of 13 US 8,643,659 B1 P20 Core Architecture Block Diagram -> Message Stream K· ReadWrite Memory Interface up to a de s or wro • Parameter Stream CX Read Only Memory Interface - - - Fragment Stream Ge Feedback Connections -----Data Daisy Chain (a.e Wait For Completion, ------> Request Daisy Chain f.gBin Synchronization, h context restore) Deep FIFO (2 deep Ones not shown) (E)-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -O GE)-- - -(y) F.G. 1A - B U.S. Patent Feb. 4, 2014 Sheet 4 of 13 US 8,643,659 B1 P20 Core Architecture Block Diagram 1A120 (a) 1A145 Logically in parallel but physically daisy chained Texture LOD Texture Primary Cache O Texture Filter Texture Ot--- F - - - - - - - - - - - - - - - - - - - - - FIG. 1A - C U.S. Patent Feb. 4, 2014 Sheet 5 of 13 US 8,643,659 B1 U.S. Patent Feb. 4, 2014 Sheet 6 of 13 US 8,643,659 B1 Binning Subsystem 1A110 Bin Bin Rasteriser Manager 1C112 1C113 Overlap PFAddr L. PF Data r 1C116 U.S. Patent Feb. 4, 2014 Sheet 7 of 13 US 8,643,659 B1 WIDSubsystem 1A150 WID Cache 1D152 WDACdr 1D151 Visibility Subsystem 1A160 Wis Data 1E164 U.S. Patent US 8,643,659 B1 - - - - -> FIG. 1F U.S. Patent Feb. 4, 2014 Sheet 9 of 13 US 8,643,659 B1 1A170 Texture Index 1G172 Texture Primary Cache Texture Texture Secondary Cache Filter 1G176 1G174 Texture Addr - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1G175 SD Subsystem 1A180 U.S. Patent Feb. 4, 2014 Sheet 10 of 13 US 8,643,659 B1 Pixel Add Pixel Data 1.191 1.192 Pixel Subsystem 1A190 U.S. Patent Feb. 4, 2014 Sheet 11 of 13 US 8,643,659 B1 SYSTEM BUS 431 BRIDGE/MEM CONTROLLER MICROPROCESSOR 427 425 KEYBOARD I/F MANAGER RAM L2 CACHE FLASH/NVMEMORY DISPLAY VDA 445 HDD 470 DISKIF FDD CD-ROM ROM - BOS 4 3 PCMCIA AUDIO I/F SPEAKER FIG. 1 U.S. Patent Feb. 4, 2014 Sheet 12 of 13 US 8,643,659 B1 Fragment Filter Cache Arbiter Read Only ECommand Stream 230 240 Fragment PrOceSSOr Seq Data TexturelCmd FIFO2 FIFO Mem Write FIFO FRAGMENT SHADING Circular UNIT FIG. 2 (PRIORART) U.S. Patent Feb. 4, 2014 Sheet 13 of 13 US 8,643,659 B1 Instruction Cache 321 320 Virtual Memory 323 FIG. 3 FRAGMENT SHADING UNIT 210 250 Global Registers 230 WCS FIG. 4 (PRIORART) US 8,643,659 B1 1. 2 SHADER WITH GLOBAL AND The most challenging 3D graphics applications are INSTRUCTION CACHES dynamic rather than static. In addition to changing objects in the scene, many applications also seek to conveyan illusion of FIELD OF THE INVENTION movement by changing the scene in response to the user's input. Whenever a change in the orientation or position of the The present inventions relate to computer graphics and, camera is desired, every object in a scene must be recalculated more particularly, to a computer graphics rendering architec relative to the new view. As can be imagined, a fast-paced ture. game needing to maintain a high frame rate will require many calculations and many memory accesses. BACKGROUND AND SUMMARY OF THE 10 INVENTION Texturing 3D Computer Graphics There are different ways to add complexity to a 3D scene. Creating more and more detailed models, consisting of a 15 greater number of polygons, is one way to add visual interest One of the driving features in the performance of most to a scene. However, adding polygons necessitates paying the single-user computers is computer graphics. This is particu price of having to manipulate more geometry. 3D Systems larly important in computer games and workstations, but is have what is known as a "polygon budget, an approximate generally very important across the personal computer mar number of polygons that can be manipulated without unac ket. ceptable performance degradation. In general, fewer poly For Some years, the most critical area of graphics develop gons yield higher frame rates. ment has been in three-dimensional (3D) graphics. The The visual appeal of computer graphics rendering is peculiar demands of 3D graphics are driven by the need to greatly enhanced by the use of “textures”. A texture is a present a realistic view, on a computer monitor, of a three two-dimensional image which is mapped into the data to be dimensional scene. The pattern written onto the two-dimen 25 rendered. Textures provide a very efficient way to generate sional screen must, therefore, be derived from the three-di the level of minor surface detail which makes synthetic mensional geometries in Such a way that the user can easily images realistic, without requiring transfer of immense 'see' the three-dimensional scene (as if the screen were amounts of data. Texture patterns provide realistic detail at merely a window into a real three-dimensional Scene). This the Sub-polygon level. So the higher-level tasks of polygon requires extensive computation to obtain the correct image 30 processing are not overloaded. See Foley et al., Computer for display, taking account of surface textures, lighting, shad Graphics: Principles and Practice (2.ed. 1990, corr. 1995), owing, and other characteristics. especially at pages 741-744; Paul S. Heckbert, “Fundamen The starting point (for the aspects of computer graphics tals of Texture Mapping and Image Warping.” Thesis submit considered in the present application) is a three-dimensional ted to Dept. of EE and Computer Science, University of scene, with specified viewpoint and lighting (etc.). The ele 35 California, Berkeley, Jun. 17, 1994; Heckbert, “Survey of ments of a 3D scene are normally defined by sets of polygons Computer Graphics.” IEEE Computer Graphics, November (typically triangles), each having attributes such as color, 1986, pp. 56; all of which are hereby incorporated by refer reflectivity, and spatial location. (For example, a walking ence. Game programmers have also found that texture map human, at a given instant, might be translated into a few ping is generally a very efficient way to achieve very dynamic hundred triangles which map out the Surface of the human’s 40 images without requiring a hugely increased memory band body.) Textures are “applied onto the polygons, to provide width for data handling. detail in the scene. (For example, a flat, carpeted floor will A typical graphics system reads data from a texture map. look far more realistic if a simple repeating texture pattern is processes it, and writes color data to display memory. The applied onto it.) Designers use specialized modelling soft processing may include mipmap filtering which requires ware tools, such as 3D Studio, to build textured polygonal 45 access to several maps.
Load more

Recommended publications
  • Reviving the Development of Openchrome
    Reviving the Development of OpenChrome Kevin Brace OpenChrome Project Maintainer / Developer XDC2017 September 21st, 2017 Outline ● About Me ● My Personal Story Behind OpenChrome ● Background on VIA Chrome Hardware ● The History of OpenChrome Project ● Past Releases ● Observations about Standby Resume ● Developmental Philosophy ● Developmental Challenges ● Strategies for Further Development ● Future Plans 09/21/2017 XDC2017 2 About Me ● EE (Electrical Engineering) background (B.S.E.E.) who specialized in digital design / computer architecture in college (pretty much the only undergraduate student “still” doing this stuff where I attended college) ● Graduated recently ● First time conference presenter ● Very experienced with Xilinx FPGA (Spartan-II through 7 Series FPGA) ● Fluent in Verilog / VHDL design and verification ● Interest / design experience with external communication interfaces (PCI / PCIe) and external memory interfaces (SDRAM / DDR3 SDRAM) ● Developed a simple DMA engine for PCI I/F validation w/Windows WDM (Windows Driver Model) kernel device driver ● Almost all the knowledge I have is self taught (university engineering classes were not very useful) 09/21/2017 XDC2017 3 Motivations Behind My Work ● General difficulty in obtaining meaningful employment in the digital hardware design field (too many students in the field, difficulty obtaining internship, etc.) ● Collects and repairs abandoned computer hardware (It’s like rescuing puppies!) ● Owns 100+ desktop computers and 20+ laptop computers (mostly abandoned old stuff I
    [Show full text]
  • GPU Developments 2018
    GPU Developments 2018 2018 GPU Developments 2018 © Copyright Jon Peddie Research 2019. All rights reserved. Reproduction in whole or in part is prohibited without written permission from Jon Peddie Research. This report is the property of Jon Peddie Research (JPR) and made available to a restricted number of clients only upon these terms and conditions. Agreement not to copy or disclose. This report and all future reports or other materials provided by JPR pursuant to this subscription (collectively, “Reports”) are protected by: (i) federal copyright, pursuant to the Copyright Act of 1976; and (ii) the nondisclosure provisions set forth immediately following. License, exclusive use, and agreement not to disclose. Reports are the trade secret property exclusively of JPR and are made available to a restricted number of clients, for their exclusive use and only upon the following terms and conditions. JPR grants site-wide license to read and utilize the information in the Reports, exclusively to the initial subscriber to the Reports, its subsidiaries, divisions, and employees (collectively, “Subscriber”). The Reports shall, at all times, be treated by Subscriber as proprietary and confidential documents, for internal use only. Subscriber agrees that it will not reproduce for or share any of the material in the Reports (“Material”) with any entity or individual other than Subscriber (“Shared Third Party”) (collectively, “Share” or “Sharing”), without the advance written permission of JPR. Subscriber shall be liable for any breach of this agreement and shall be subject to cancellation of its subscription to Reports. Without limiting this liability, Subscriber shall be liable for any damages suffered by JPR as a result of any Sharing of any Material, without advance written permission of JPR.
    [Show full text]
  • EDN Magazine, December 17, 2004 (.Pdf)
    ᮋ HE BEST 100 PRODUCTS OF 2004 encompass a range of architectures and technologies Tand a plethora of categories—from analog ICs to multimedia to test-and-measurement tools. All are innovative, but, of the thousands that manufacturers announce each year and the hundreds that EDN reports on, only about 100 hot products make our readers re- ally sit up and take notice. Here are the picks from this year's crop. We present the basic info here. To get the whole scoop and find out why these products are so compelling, go to the Web version of this article on our Web site at www.edn.com. There, you'll find links to the full text of the articles that cover these products' dazzling features. ANALOG ICs Power Integrations COMMUNICATIONS NetLogic Microsystems Analog Devices LNK306P Atheros Communications NSE5512GLQ network AD1954 audio DAC switching power converter AR5005 Wi-Fi chip sets search engine www.analog.com www.powerint.com www.atheros.com www.netlogicmicro.com D2Audio Texas Instruments Fulcrum Microsystems Parama Networks XR125 seven-channel VCA8613 FM1010 six-port SPI-4,2 PNI8040 add-drop module eight-channel VGA switch chip multiplexer www.d2audio.com www.ti.com www.fulcrummicro.com www.paramanet.com International Rectifier Wolfson Microelectronics Motia PMC-Sierra IR2520D CFL ballast WM8740 audio DAC Javelin smart-antenna IC MSP2015, 2020, 4000, and power controller www.wolfsonmicro.com www.motia.com 5000 VoIP gateway chips www.irf.com www.pmc-sierra.com www.edn.com December 17, 2004 | edn 29 100 Texas Instruments Intel DISCRETE SEMICONDUCTORS
    [Show full text]
  • Program Review Department of Computer Science
    PROGRAM REVIEW DEPARTMENT OF COMPUTER SCIENCE UNIVERSITY OF NORTH CAROLINA AT CHAPEL HILL JANUARY 13-15, 2009 TABLE OF CONTENTS 1 Introduction............................................................................................................................. 1 2 Program Overview.................................................................................................................. 2 2.1 Mission........................................................................................................................... 2 2.2 Demand.......................................................................................................................... 3 2.3 Interdisciplinary activities and outreach ........................................................................ 5 2.4 Inter-institutional perspective ........................................................................................ 6 2.5 Previous evaluations ...................................................................................................... 6 3 Curricula ................................................................................................................................. 8 3.1 Undergraduate Curriculum ............................................................................................ 8 3.1.1 Bachelor of Science ................................................................................................. 10 3.1.2 Bachelor of Arts (proposed) ...................................................................................
    [Show full text]
  • Linux Hardware Compatibility HOWTO
    Linux Hardware Compatibility HOWTO Steven Pritchard Southern Illinois Linux Users Group [email protected] 3.1.5 Copyright © 2001−2002 by Steven Pritchard Copyright © 1997−1999 by Patrick Reijnen 2002−03−28 This document attempts to list most of the hardware known to be either supported or unsupported under Linux. Linux Hardware Compatibility HOWTO Table of Contents 1. Introduction.....................................................................................................................................................1 1.1. Notes on binary−only drivers...........................................................................................................1 1.2. Notes on commercial drivers............................................................................................................1 1.3. System architectures.........................................................................................................................1 1.4. Related sources of information.........................................................................................................2 1.5. Known problems with this document...............................................................................................2 1.6. New versions of this document.........................................................................................................2 1.7. Feedback and corrections..................................................................................................................3 1.8. Acknowledgments.............................................................................................................................3
    [Show full text]
  • The Opengl ES Shading Language
    The OpenGL ES® Shading Language Language Version: 3.00 Document Revision: 6 29 January 2016 Editor: Robert J. Simpson, Qualcomm OpenGL GLSL editor: John Kessenich, LunarG GLSL version 1.1 Authors: John Kessenich, Dave Baldwin, Randi Rost Copyright © 2008-2016 The Khronos Group Inc. All Rights Reserved. This specification is protected by copyright laws and contains material proprietary to the Khronos Group, Inc. It or any components may not be reproduced, republished, distributed, transmitted, displayed, broadcast, or otherwise exploited in any manner without the express prior written permission of Khronos Group. You may use this specification for implementing the functionality therein, without altering or removing any trademark, copyright or other notice from the specification, but the receipt or possession of this specification does not convey any rights to reproduce, disclose, or distribute its contents, or to manufacture, use, or sell anything that it may describe, in whole or in part. Khronos Group grants express permission to any current Promoter, Contributor or Adopter member of Khronos to copy and redistribute UNMODIFIED versions of this specification in any fashion, provided that NO CHARGE is made for the specification and the latest available update of the specification for any version of the API is used whenever possible. Such distributed specification may be reformatted AS LONG AS the contents of the specification are not changed in any way. The specification may be incorporated into a product that is sold as long as such product includes significant independent work developed by the seller. A link to the current version of this specification on the Khronos Group website should be included whenever possible with specification distributions.
    [Show full text]
  • Semiconductor Industry Merger and Acquisition Activity from an Intellectual Property and Technology Maturity Perspective
    Semiconductor Industry Merger and Acquisition Activity from an Intellectual Property and Technology Maturity Perspective by James T. Pennington B.S. Mechanical Engineering (2011) University of Pittsburgh Submitted to the System Design and Management Program in Partial Fulfillment of the Requirements for the Degree of Master of Science in Engineering and Management at the Massachusetts Institute of Technology September 2020 © 2020 James T. Pennington All rights reserved The author hereby grants to MIT permission to reproduce and to distribute publicly paper and electronic copies of this thesis document in whole or in part in any medium now known or hereafter created. Signature of Author ____________________________________________________________________ System Design and Management Program August 7, 2020 Certified by __________________________________________________________________________ Bruce G. Cameron Thesis Supervisor System Architecture Group Director in System Design and Management Accepted by __________________________________________________________________________ Joan Rubin Executive Director, System Design & Management Program THIS PAGE INTENTIALLY LEFT BLANK 2 Semiconductor Industry Merger and Acquisition Activity from an Intellectual Property and Technology Maturity Perspective by James T. Pennington Submitted to the System Design and Management Program on August 7, 2020 in Partial Fulfillment of the Requirements for the Degree of Master of Science in System Design and Management ABSTRACT A major method of acquiring the rights to technology is through the procurement of intellectual property (IP), which allow companies to both extend their technological advantage while denying it to others. Public databases such as the United States Patent and Trademark Office (USPTO) track this exchange of technology rights. Thus, IP can be used as a public measure of value accumulation in the form of technology rights.
    [Show full text]
  • Oxygentm ACX Graphics Accelerator User’S Guide
    The OxygenTM ACX Graphics Accelerator User’s Guide 3Dlabs,® Inc. 480 Potrero Avenue Sunnyvale, CA 94086 408 - 530 - 4700 www.3dlabs.com Copyright 1999 by 3Dlabs, Inc. 3Dlabs and Permedia are registered trademarks, and Oxygen is a trademark of 3Dlabs, Inc. or 3Dlabs Inc. Ltd. Pentium is a registered trademark of Intel. OpenGL is a registered trademark of Silicon Graphics, Inc. Soft Engine is a trademark of Vibrant Graphics, Inc. AutoCAD is a registered trademark of AutoDesk Inc. Microsoft and Windows NT are registered trademarks of the Microsoft Corporation. All other trademarks and registered trademarks are the property of their respective holders. Caution: Changes or modifications to the Oxygen ACX graphics accelerator card not expressly approved by 3Dlabs, Inc. void the user’s warranty. FCC Notice: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy. If product is not installed and used in accordance with the instruction manual, it may cause harmful interference to radio communications; however, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures: 1. Re-orient or relocate the receiving antenna.
    [Show full text]
  • The Oxygentm VX1 Oxygentm GVX1 Graphics Accelerator
    The OxygenTM VX1 and OxygenTM GVX1 Graphics Accelerator User’s Guide 3Dlabs,® Inc. 480 Potrero Avenue Sunnyvale, CA 94086 408 - 530 - 4700 www.3dlabs.com Copyright 1999 by 3Dlabs, Inc. 3Dlabs, GLINT and Permedia are registered trademarks, and Oxygen and PowerThreads are trademarks of 3Dlabs, Inc. or 3Dlabs Inc. Ltd. Pentium is a registered trademark of Intel. OpenGL is a registered trademark of Silicon Graphics, Inc. Soft Engine is a trademark of Vibrant Graphics, Inc. AutoCAD is a registered trademark of AutoDesk Inc. Colorific is a registered trademark of Sonnetech Ltd. Microsoft and Windows NT are registered trademarks of the Microsoft Corporation. All other trademarks and registered trademarks are the property of their respective holders. Caution: Changes or modifications to the Oxygen VX1 or Oxygen GVX1 graphics accelerator card not expressly approved by 3Dlabs, Inc. void the user’s warranty. FCC Notice: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy. If product is not installed and used in accordance with the instruction manual, it may cause harmful interference to radio communications; however, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures: 1.
    [Show full text]
  • • Leading Opengl® and Direct3d® Performance • Dual Independent
    d 560 • Leading OpenGL® and Direct3D® performance • Dual independent highresolution displays • Full 3Dlabs® Acuity™ Driver Suite • Fully compatible with the Wildcat VP family • Professionalgrade reliability and quality Visual Processing Architecture 3Dlabs Acuity™ Driver Suite Wildcat VP560 uses 3Dlabs’ groundbreaking Visual The new, unified 3Dlabs Acuity Driver Suite runs across Processing Architecture to provide industrialstrength the entire Wildcat VP family and includes highly 2D and 3D performance, quality and functionality for optimized OpenGL and Direct3D drivers, a customized OpenGL and Direct3D applications for unmatched driver for 3D Studio Max and the new 3Dlabs Acuity graphics productivity. Window Manager that provides precision window control over multiple displays. Enhanced Dual-head Display Designed by Professionals for Professionals Wildcat VP560 directly drives two independent, high- 3Dlabs is the only PC graphics company solely focused resolution digital displays. An adaptor is included to on designing professionalgrade accelerators. Wildcat drive an analog display and a second analog adaptor VP560 is a part of the Wildcat VP family that continues is available freeofcharge from 3Dlabs for dual this tradition through relentless driver reliability testing analog output. Dual 10bit DACs provide flawless and constant optimization and certification of leading color representation by eliminating distracting display professional applications. artifacts. 100% Programmability Genuine programmability throughout the entire Wildcat VP560 pipeline provides a superset of traditional graphics processor functionality. Support for emerging highlevel shading languages, such as OpenGL 2.0 and Microsoft HLSL, will enable Wildcat VP560 to support new generation advanced authoring applications. High Performance Virtual Memory The highly innovative 16GB virtual memory of Wildcat VP560 shatters the limitation of onboard memory by automatically handling huge datasets, while caching essential data for fastest access.
    [Show full text]
  • GPU Developments 2017T
    GPU Developments 2017 2018 GPU Developments 2017t © Copyright Jon Peddie Research 2018. All rights reserved. Reproduction in whole or in part is prohibited without written permission from Jon Peddie Research. This report is the property of Jon Peddie Research (JPR) and made available to a restricted number of clients only upon these terms and conditions. Agreement not to copy or disclose. This report and all future reports or other materials provided by JPR pursuant to this subscription (collectively, “Reports”) are protected by: (i) federal copyright, pursuant to the Copyright Act of 1976; and (ii) the nondisclosure provisions set forth immediately following. License, exclusive use, and agreement not to disclose. Reports are the trade secret property exclusively of JPR and are made available to a restricted number of clients, for their exclusive use and only upon the following terms and conditions. JPR grants site-wide license to read and utilize the information in the Reports, exclusively to the initial subscriber to the Reports, its subsidiaries, divisions, and employees (collectively, “Subscriber”). The Reports shall, at all times, be treated by Subscriber as proprietary and confidential documents, for internal use only. Subscriber agrees that it will not reproduce for or share any of the material in the Reports (“Material”) with any entity or individual other than Subscriber (“Shared Third Party”) (collectively, “Share” or “Sharing”), without the advance written permission of JPR. Subscriber shall be liable for any breach of this agreement and shall be subject to cancellation of its subscription to Reports. Without limiting this liability, Subscriber shall be liable for any damages suffered by JPR as a result of any Sharing of any Material, without advance written permission of JPR.
    [Show full text]
  • Linux Hardware Compatibility HOWTO
    Linux Hardware Compatibility HOWTO Steven Pritchard Southern Illinois Linux Users Group / K&S Pritchard Enterprises, Inc. <[email protected]> 3.2.4 Copyright © 2001−2007 Steven Pritchard Copyright © 1997−1999 Patrick Reijnen 2007−05−22 This document attempts to list most of the hardware known to be either supported or unsupported under Linux. Copyright This HOWTO is free documentation; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free software Foundation; either version 2 of the license, or (at your option) any later version. Linux Hardware Compatibility HOWTO Table of Contents 1. Introduction.....................................................................................................................................................1 1.1. Notes on binary−only drivers...........................................................................................................1 1.2. Notes on proprietary drivers.............................................................................................................1 1.3. System architectures.........................................................................................................................1 1.4. Related sources of information.........................................................................................................2 1.5. Known problems with this document...............................................................................................2 1.6. New versions of this document.........................................................................................................2
    [Show full text]