An Analysis of Revenue and Product Planning for Automatic Test Equipment Manufacturers

Total Page:16

File Type:pdf, Size:1020Kb

An Analysis of Revenue and Product Planning for Automatic Test Equipment Manufacturers An Analysis of Revenue and Product Planning for Automatic Test Equipment Manufacturers By Paul D. DeCosta B.S. Electrical Engineering, Worcester Polytechnic Institute, 1990 M.S. Biomedical Engineering, Rutgers University, 1992 Submitted to the Sloan School of Management and the Department of Electrical Engineering and Computer Science In partial fulfillment of the requirement for the degrees of Master of Science in Management and Master of Science in Electrical Engineering and Computer Science At the Massachusetts Institute of Technology May 1998 © 1998 Massachusetts Institute of Technology, All rights reserved Signature of Author Sloan School of Management Depaqment of Electricp.L Engineering and Computer Science Certified by Associate Professor Duan Boning, Thesis Advisor Department of Electrical Engineering and Computer Science Certified by Professorawrence WeiThesis Advisor .aiiSchoolb f Manaement Accepted by Arthur C. Smith, Chairman EECS Department Committee on Graduates FTECHNOLOGY ECOLOGYeffry 4ef A. Barks, Associate I 9. 1qqR Sloan Master's and Bachelor's Programs An Analysis of Revenue and Product Planning for Automatic Test Equipment Manufacturers By Paul D. Deposta Submitted to the Sloan School of Management and the Department of Electrical Engineering and Computer Science on May 8. 1998 in Partial Fulfillment of the Requirement for the Degrees of Master of Science in Management and Master of Science in Electrical Engineering and Computer Science Abstract Revenue and product planning for automatic test equipment (ATE) manufacturers has been difficult due to the cyclical nature of the semiconductor industry. Any insight into this area can provide a significant competitive advantage through tighter controls on cost and improved customer service. This work reviews possible improvements in revenue planning and introduces tools to help better understand the market. A model for developing forecasts of ATE demand based on planned semiconductor fab capacity increases is proposed. This is meant to address some of the shortcomings of the current approach, which is based on semiconductor revenue forecasts. The accuracy of the new model's predictions is compared against the existing process's output. Although the data used to support the model has not been in existence for long, early results show some improvement. Both the new and old techniques are then used to assess the impact of possible technology changes that would greatly affect the ATE market. This helps to demonstrate the strengths and weaknesses of each approach. A financial model is also presented which provides a quantitative assessment of tradeoffs in selecting capacity levels. The competition and volatility in the semiconductor manufacturing equipment industry drive the results of this analysis. Sensitivity analysis shows the impact of improvements to forecasting accuracy and flexibility. Finally, more general recommendations and observations are abstracted from each of the models and applications presented. These primarily focus on the need to incorporate forecast error into revenue and product planning. Thesis Advisors: Associate Professor Duane Boning, Electrical Engineering and Computer Science Professor Lawrence Wein. Sloan School of Management Acknowledgements This work was supported partially by funds made available by the National Science Foundation Award #EEC-915344 (Technology Reinvestment Project #1520). I would like to gratefully acknowledge the support and resources made available to me through the MIT Leaders for Manufacturing program, a partnership between MIT and major U.S. manufacturing companies. I would like to thank my supervisors at Teradyne, John Casey and Jeff Hotchkiss, for their insightful ideas and continuing support. Also, I extend my gratitude to all of the product, sales, and engineering managers in the semiconductor test group who were willing to share their knowledge. Several other people at Teradyne stand out as important collaborators. Dana Smith, Rich MacDonald. Jim Matthews. Ric Conradt, Andy Blanchard, Joan Bums, Chip Thayer, and Margaret Bulens are a few of many supporters who contributed to my work. John Sheridan and Jim Tolley. who provided customer information, were also invaluable. I would also like to thank my thesis advisors, Professors Lawrence Wein and Duane Boning, who provided feedback which was critical to my success. This thesis is dedicated to my wife. Lea, for her constant love and support. Bibliographic Note on the Author Paul DeCosta graduated from Worcester Polytechnic Institute, Worcester, MA in June, 1990 with a Bachelor of Science degree in Electrical Engineering, and then from Rutgers University, New Brunswick. NJ in June, 1992 with a Masters of Science degree in Biomedical Engineering. Upon graduation, he worked in the Medical Imaging Systems division of Polaroid Corporation as a senior engineer in hardware manufacturing. He had both technical and managerial responsibilities. Paul joined the Leaders for Manufacturing Program at MIT in 1996, and completed his research internship at Teradyne, Incorporated in Boston. MA. He will be joining Hewlett Packard's Medical Products Group upon the completion of his MIT degrees. Table of Contents 1. Introduction ............................................................................................................... 9 1.1. Problem Statement .... ........................................ 9 1.2. Thesis O bjective .................................................................................................... 10 1.3. R esearch D escription ....................................................................................... 11 1.4. Thesis Structure .............................................................................................. 11 2. Top-Down Forecasting ............................................................ 13 2.1. M odel D escription ......................................................................................... 13 2.2. Evaluation of the Model....................................................... 14 2.3. Assumptions in to Top-Down Forecasting ..................................... ........ 21 3. Bottoms-Up Forecasting Model .......................................................................... 23 3.1. M odel D escription ......................................................................................... 23 3.2. ATE / Fab Capacity Relationships......................................... 25 3.3. Evaluation of the Model.........................................................29 3.4. Assumptions in Bottoms-Up Forecasting ...................................... ......... 33 4. Capacity Planning Model ............................................................ .................... 35 4.1. M odel Form ulation ......................................................................................... 36 4.2. Selection of Constants ................................................................. 40 4 .3 . M odel U se ............................................................................................................. 42 4.4. R esults Sum m ary ........................................................................................... 44 5. Modeling the Impact of Technology on the ATE Market ................................ 47 5.1. Review and Outlook for Design for Test.................................... ........... 47 5.2. Projections Using Top-Down Model ........................................ ............ 49 5.3. Projections Using Bottoms-Up Model..................................... ............. 52 5.4. R esults Sum m ary ........................................................................................... 55 6. Conclusion ................................................. 57 6.1. Forecasting in Semiconductor Related Markets ...................................... 57 6.2. Operating with Forecast Error ..................................... ..... ......... 58 6.3. Impact of Technology ........................................................................................... 58 Appendix A: Regression Line Plots ............................................................................... 61 Appendix B: User Interfaces for Models ........................................ ........................... 67 References ....................................... .......... 71 List of Figures Figure 1.1 Revenue Growth: Semiconductor and Semiconductor Equipment Markets..... 9 Figure 2.1 BIAS for the IC Revenue Forecasts (1987-1996) .................................... 16 Figure 2.2 MSD 2n for the IC Revenue Forecasts (1987-1996)..................................... 17 Figure 2.3 BIAS for Top-Down Forecasting Model (1987-1996)................................ 19 Figure 2.4 MSD'n for Top-Down Forecasting Model................................... ...............20 Figure 3.2 BIAS for Bottoms-Up Forecast Model (Oct 94 - Oct 96) ...........................31 Figure 3.3 MSD in for Bottoms-Up Forecasting Model (Oct. 94 - Oct. 96) ................ 31 Figure 4.1 Demand Distribution and Selected Planned Capacity Level..................... 38 Figure 4.3 Demand A Distribution and Selected Planned Capacity .............................. 39 Figure 4.4 Regression Line Fit: Total Cost Per Revenue Dollar .................................. 41 List of Tables Table 2.1 BIAS and MSD a2 for Semiconductor Revenue Forecasts ..........................15 Table 2.2 Parameters from Buy-Rate Regressions .......................................................18
Recommended publications
  • Fund Commentary (PDF)
    SECOND QUARTER 2021 INVESTMENT COMMENTARY Share Class A Advisor C Institutional Institutional 2 Institutional 3 R Symbol SLMCX SCIOX SCICX CCIZX SCMIX CCOYX SCIRX Overall Morningstar RatingTM Columbia Seligman Technology and Class A Institutional Class Information Fund The Morningstar Rating is for the indicated Effective June 9, 2021, Columbia Seligman Communications and Information Fund was renamed the share classes only as of 06/30/21; other classes Columbia Seligman Technology and Information Fund to better represent the universe in which the fund may have different performance characteristics. The Morningstar ratings for the overall, invests. three-, five- and 10-year periods for Class A shares are 4 stars, 5 stars, 4 stars and 3 Fund performance stars and for Institutional Class shares are 4 ▪ Institutional Class shares of Columbia Seligman Technology and Information Fund stars, 5 stars, 4 stars and 4 stars among 215, 215, 182 and 157 Technology funds returned 9.62% for the second quarter. respectively, and are based on a Morningstar Risk-Adjusted Return measure. ▪ The fund’s benchmark, the S&P North American Technology Sector Index, returned 12.29% for the quarter. With a return to work focus ▪ For monthly performance, please visit columbiathreadneedle.com. prompting increases in office IT spending, we think our Market overview companies are well The U.S. stock market gained 8.54% in the second quarter, as gauged by the Russell 1000 Index, bringing its year-to-date return to 14.95%. This marked the fifth consecutive positioned for the coming calendar quarter of positive returns for the index, underscoring the strength in market earnings deluge.
    [Show full text]
  • Sunday, April 27, 2014 - Teradyne Users Group
    Sunday, April 27, 2014 - Teradyne Users Group 4:00-6:00 p.m. Conference Check-In / Welcome Reception Monday, April 28, 2014 - Teradyne Users Group 7:30-8:30 a.m. Breakfast 8:30-9:00 a.m. Welcome 9:00-10:00 a.m. Keynote Address 10:00-10:30 a.m. Break TEST INFRASTRUCTURE POWER MANAGEMENT 10:30 a.m.–12:00 p.m. MIXED SIGNAL RF WIRELESS DIGITAL ILO TRAINING AND PRODUCTION AND AUTOMOTIVE IG-Link: Stop Merging and Keeping All the Cores Busy – Dynamic Error Vector Measuring Switching Need more time? Follow the Pin Margin Tool & IG-XL Start Linking - Roy Chorev & How to Multithread with IG-XL - Magnitude (DEVM) Test for RF Characteristics With or fat rabbit! A Way to Spot and V8.20.00 - Paul Picarski & Keith Mike Patnode Teradyne; Stephen Hlotyak, Teradyne (3) Power Amplifiers (PA) and Without QTMU? - Maciej Miler, Eliminate Time-Wasting Code Thomas, Teradyne (170) Michael Back, Qualcomm (1) Front-End-Modules (FEM) on Texas Instruments; Jozef in Eagle EV & MST Test the ETS-88 RF - Stephen Molnar, Teradyne (38) Programs - Ingo Wahl, 10:30-11:00 a.m. Lyons, Aik-Moh Ng & Guillermo Teradyne (96) Pidal, Teradyne; Paul Chen, Aeroflex (19) IG-Diff - You changed what? - Implementing Concurrent Test Reducing EVM Error Through Tips for Successful Pattern High Accuracy Wafer Level Roy Chorev, Holly Wang & Ying- on a Mixed Signal Device - Traditional Device Calibration Conversion to Eagle DPU16 - RDS(on) Measurement Can Wei, Teradyne (2) Xiaorong Song, Freescale (136) and Error Correction by ESA Chiau-Woon Yeo, Teradyne Techniques - Jack Weimer, 11:00-11:30 a.m.
    [Show full text]
  • The Semiconductor Supply Chain: Assessing National Competitiveness
    January 2021 The Semiconductor Supply Chain: Assessing National Competitiveness CSET Issue Brief AUTHOR Saif M. Khan Alexander Mann Dahlia Peterson Table of Contents Executive Summary ............................................................................................... 3 Introduction and Overview .................................................................................. 5 Research and Development ............................................................................... 12 Production ............................................................................................................ 14 Design ........................................................................................................................ 15 Fabrication ................................................................................................................. 19 Assembly, Testing, and Packaging .......................................................................... 23 Semiconductor Manufacturing Equipment ....................................................... 25 Wafer Manufacturing, Wafer Marking, and Handling ......................................... 26 Ion Implanters ............................................................................................................ 28 Lithography ................................................................................................................ 30 Deposition .................................................................................................................
    [Show full text]
  • All About No Failures Systems and Test Solutions
    13th May 2019 ‘HARDMAN PREPARED THIS DOCUMENT PURSUANT TO AN ENGAGEMENT LETTER ENTERED INTO WITH BPER’ Description ELES is an Italian Innovative SME that ELES operates in the Microelectronics Testing systems sector, providing the semiconductor industry with reliability All about no failures systems and test solutions. With reliabi ELES is well positioned within the semiconductor testing market, proposing an innovative Company information test approach, with a good competitive position, long-term client relationships and a CEO Francesca Zaffarami solid financial standing. The Group is seeking to raise around €10m: €5-€6m through new CFO To be appointed primary shares, €0.9m through potential secondary shares and around €3m from existing Chairman Antonio Zaffarami shareholder (Gepafin) sales – to accelerate its growth process. +39 075 89800166 www.eles.com ► Competitive position: ELES, serving clients in the semiconductor industry, is a leading player in its market segment, has long-term relationships with its principal customers, and is present in the Silicon Valleys of America, Asia and Israel. The ELES offer is composed of Test System (machines) and Test Application (Boards & Value-Added Services). ► Strategy: ELES offers an innovative design level test approach, based on DFT and BiST, and supports its clients in improving the reliability of its products via early co-engineering (at design phase) in order to achieve the primary goal for the semiconductor industry, to then achieve Zero Defect Results and excellence. ► Financials/valuation: ELES compares favourably with its closest competitive peer group in terms of the most common financial metrics. Our medium-term financial forecasts suggest sales growth of around 12% p.a.
    [Show full text]
  • Vanguard Russell 1000 Index Funds Annual Report August 31, 2020
    Annual Report | August 31, 2020 Vanguard Russell 1000 Index Funds Vanguard Russell 1000 Index Fund Vanguard Russell 1000 Value Index Fund Vanguard Russell 1000 Growth Index Fund See the inside front cover for important information about access to your fund’s annual and semiannual shareholder reports. Important information about access to shareholder reports Beginning on January 1, 2021, as permitted by regulations adopted by the Securities and Exchange Commission, paper copies of your fund’s annual and semiannual shareholder reports will no longer be sent to you by mail, unless you specifically request them. Instead, you will be notified by mail each time a report is posted on the website and will be provided with a link to access the report. If you have already elected to receive shareholder reports electronically, you will not be affected by this change and do not need to take any action. You may elect to receive shareholder reports and other communications from the fund electronically by contacting your financial intermediary (such as a broker-dealer or bank) or, if you invest directly with the fund, by calling Vanguard at one of the phone numbers on the back cover of this report or by logging on to vanguard.com. You may elect to receive paper copies of all future shareholder reports free of charge. If you invest through a financial intermediary, you can contact the intermediary to request that you continue to receive paper copies. If you invest directly with the fund, you can call Vanguard at one of the phone numbers on the back cover of this report or log on to vanguard.com.
    [Show full text]
  • Insights on Teradyne's Forecasting and System Dynamics
    Forecasting ATE sales at Teradyne, Inc. May 13, 2004 Kapil Dev Singh, Torben Thurow, and Truman Bradley 1 Agenda • Teradyne’s business • Problem statement • Process comparison and analysis – Teradyne’s forecasting process – System Dynamics process • Conclusions and insights •Next steps 2 Teradyne • Manufactures and sells equipment that automatically tests semiconductors – Used in wafer sort operations and – Final testing after packaging • Major customers include Intel, Motorola, Texas Instruments, Analog Devices, TSMC Semiconductor Capex 2 1.5 1 0.5 0 3 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 Problem Statement • Teradyne sees dramatic cyclicality in its orders and struggles to efficiently adjust production to meet demand. 4 Teradyne’s forecasting process • Size of ATE market correlated with total semiconductor market size • Historically, Constant buy rate – ATE market = 2.5% * semi market – Size of semiconductor market based on external forecasts • Recent data departs from historical trends • Sales team provides input for market share estimates and short term forecasting based on customer input 5 Reference Mode Breakdown • Growth in market t e Hope k size Mar r o ct u d con i • Oscillation in m e Fear S market size 1990 now 2020 • Increasing t e k amplitude of r a Hope oscillation in market tor M nduc o mic Se size Fear 1990 now 2020 6 Momentum Policies •Internal – Temporary employment – Expandable and contractable capacity – Long customer lead times (order to receipt) – Surge capacity – Shorten component lead times • External
    [Show full text]
  • 2021 Annual Report
    MARCH 31, 2021 2021 Annual Report iShares Trust • iShares Russell Top 200 ETF | IWL | NYSE Arca • iShares Russell Top 200 Growth ETF | IWY | NYSE Arca • iShares Russell Top 200 Value ETF | IWX | NYSE Arca • iShares Russell 1000 ETF | IWB | NYSE Arca • iShares Russell 1000 Growth ETF | IWF | NYSE Arca • iShares Russell 1000 Value ETF | IWD | NYSE Arca • iShares Russell 2000 ETF | IWM | NYSE Arca • iShares Russell 2000 Growth ETF | IWO | NYSE Arca • iShares Russell 2000 Value ETF | IWN | NYSE Arca The Markets in Review Dear Shareholder, The 12-month reporting period as of March 31, 2021 reflected a remarkable period of disruption and adaptation, as the global economy dealt with the implications of the coronavirus (or “COVID-19”) pandemic. As the period began, the response to the virus’s spread was well underway, and countries around the world instituted economically disruptive countermeasures. Stay-at-home orders and closures of non-essential businesses became widespread, many workers were laid off, and unemployment claims spiked, causing a global recession and a sharp fall in equity prices. As April 2020 began, stocks were near their lowest point since the beginning of the pandemic. However, a steady recovery began, as businesses started re-opening and governments learned to adapt to life with the virus. Equity prices continued to rise throughout the summer, fed by strong fiscal and monetary Rob Kapito support and improving economic indicators. Many equity indices neared or surpassed all-time highs late President, BlackRock, Inc. in the reporting period following the implementation of mass vaccination campaigns and passage of an additional $1.9 trillion of fiscal stimulus.
    [Show full text]
  • LASAR Models Catalog
    ASTER - LASAR models catalog ASTER - LASAR models catalog....................................................................................................................................1 SSI-MSI Devices Library.................................................................................................................................................2 RAM Devices library .......................................................................................................................................................3 MSI-LSI Devices Library.................................................................................................................................................4 Hardware models..............................................................................................................................................................5 PROM-MAKER – LASAR models from PROM devices..............................................................................................10 XILLAS – LASAR models for XILINX devices ...........................................................................................................11 ACT2LAS – LASAR models for ACTEL devices.........................................................................................................11 LSI2LAS – LASAR models for LSI Logic devices .......................................................................................................11 The ASTER models library and modeling tools are designed to be compatible with TERADYNE LASAR
    [Show full text]
  • ST Template WORD
    CURRICULUM VITAE Personal information Name Filippo La Vecchia Photo Permanent Address Phone E-mail [email protected] Nationality Italian Date of birth Employee for Italian government as “IT public official”. I’m currently in charge for the “Agency of Territorial Cohesion”, a new agency of the Italian government whose Oct 2016 - today activity is oriented to the implementation and actuation of UE programs. So my duty and responsibility is to represent the Italian state as national authority and check and verify that the resources coming from the UE are well allocated in all the projects related to the European International Cooperation . I’m involved in the following CTE Programs inside the Monitoring Commitees and the National Committees: Interreg Central Europe, Interreg Alpine Space, Interreg Italy-Slovenija, Espon Employee at ST Microelectronics C a t a n ia as Product Engineer. Jul 2000 – Sep 2016 In charge as Product Engineer in MCD, Microcontroller division. I’m following STM32 devices already in production to improve their yield and also I’m trying to bring to mass production new products. I’m in charge for test program/flow development and optimization, test simulation (simvision), hw testing on Verigy HP93k–SOC and Advantest T2000 platforms. I work, using UNIX, on svn database to manage testing programs that will be used in production. My previous experience in ST I was in charge as Product Engineer for IGBT power modules. I qualified a new family of devices, the IPM (intelligent power modules) products. They are used to drive the three-phases motors for the following applications: air conditioning, washing machines and dishing machines.
    [Show full text]
  • Jul 2 0 2004
    PRODUCT STRATEGY IN RESPONSE TO TECHNOLOGICAL INNOVATION IN THE SEMICONDUCTOR TEST INDUSTRY by ROBERT W. LIN Bachelor of Science in Mechanical Engineering Massachusetts Institute of Technology, 2000 Submitted to the Sloan School of Management and the Department of Mechanical Engineering in Partial Fulfillment of the Requirements for the Degrees of Master of Science in Mechanical Engineering and Master of Science in Management In Conjunction with the Leaders for Manufacturing Program at the Massachusetts Institute of Technology June 2004 02004 Massachusetts Institute of Technology All rights reserved Signature of Author.............. ...................... Department of Mechanical Engineering Sloan School of Management May 7, 2004 Certified by..... .................................................. Charles H. Fine, Thesis Supervisor Chrysler LFM Professor of Management C ertified by....................... ................................. anieli. Whitney, Thesis Supervisor Center for Technology, Policy, and Industrial Development Senior Research Scientist A ccepted by......................... .......................... Margaret Andrews, Executive Director of Master Program #eSVrr-,chool of Management Accepted by................. ............ ............... Ain Sonin, Chairman, Graduate Committee MASSACHUSETTS INSTITE Department of Mechanical Engineering OF TECHNOLOGY JUL 2 0 2004 LIBRARIES BARKER 2 PRODUCT STRATEGY IN RESPONSE TO TECHNOLOGICAL INNOVATION IN THE SEMICONDUCTOR TEST INDUSTRY by ROBERT W. LIN Submitted to the Sloan School
    [Show full text]
  • Linking Mixed-Signal Design and Test
    Linking Mixed-Signal Design and Test Generation and Evaluation of Specification-Based Tests Nur Engin Samenstelling promotiecommissie: Voorzitter: Prof.dr. W.E. van der Linden, Universiteit Twente Secretaris: Prof.dr. W.E. van der Linden, Universiteit Twente Promotor: Prof.dr. H. Wallinga, Universiteit Twente Ass. Promotor: Dr.ir. H.G. Kerkhoff, Universiteit Twente Referent: Dr.-Ing. M.J. Ohletz, Alcatel Microelectronics Leden: Prof.dr.ir. B. Nauta, Universiteit Twente Prof.dr.ir. T. Krol, Universiteit Twente Prof.dr.ir. W.M.G. van Bokhoven, TU Eindhoven Prof.dr.ir. J.L. Huertas Diaz, University of Sevilla Title: Linking Mixed-Signal Design and Test Generation and Evaluation of Specification-Based Tests Author: Nur Engin ISBN: 90-3651494-0 Printed by Febodruk B.V., Enschede c N. Engin 2000 LINKING MIXED-SIGNAL DESIGN AND TEST GENERATION AND EVALUATION OF SPECIFICATION-BASED TESTS PROEFSCHRIFT ter verkrijging van de graad van doctor aan de Universiteit Twente, op gezag van de rector magnificus, prof. dr. F.A. van Vught, volgens besluit van het College van Promoties in het openbaar te verdedigen op vrijdag 29 september 2000 te 16.45 uur. door Nur Engin geboren op 16 september 1970 te Ankara (Turkije) Dit proefschrift is goedgekeurd door de promotor, Prof. dr. H. Wallinga, en de assistent promotor, Dr. ir. H.G. Kerkhoff. Was man nicht versteht, besitzt man nicht. GOETHE Contents Summary vii Acknowledgments ix Symbols xi Abbreviations xiii 1 Introduction 1 1.1 Testing: The Hidden Challenge ................ 2 1.2 Analog and Mixed-Signal Testing ............... 3 1.2.1 Analog vs Digital Testing ............... 3 1.2.2 Analog/Mixed-Signal Challenges ..........
    [Show full text]