Mark Ellson Collection of Brochures and Product Specifications
Total Page:16
File Type:pdf, Size:1020Kb
Load more
Recommended publications
-
Programming Languages, Database Language SQL, Graphics, GOSIP
b fl ^ b 2 5 I AH1Q3 NISTIR 4951 (Supersedes NISTIR 4871) VALIDATED PRODUCTS LIST 1992 No. 4 PROGRAMMING LANGUAGES DATABASE LANGUAGE SQL GRAPHICS Judy B. Kailey GOSIP Editor POSIX COMPUTER SECURITY U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 100 . U56 4951 1992 NIST (Supersedes NISTIR 4871) VALIDATED PRODUCTS LIST 1992 No. 4 PROGRAMMING LANGUAGES DATABASE LANGUAGE SQL GRAPHICS Judy B. Kailey GOSIP Editor POSIX COMPUTER SECURITY U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 October 1992 (Supersedes July 1992 issue) U.S. DEPARTMENT OF COMMERCE Barbara Hackman Franklin, Secretary TECHNOLOGY ADMINISTRATION Robert M. White, Under Secretary for Technology NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY John W. Lyons, Director - ;,’; '^'i -; _ ^ '’>.£. ; '':k ' ' • ; <tr-f'' "i>: •v'k' I m''M - i*i^ a,)»# ' :,• 4 ie®®;'’’,' ;SJ' v: . I 'i^’i i 'OS -.! FOREWORD The Validated Products List is a collection of registers describing implementations of Federal Information Processing Standards (FTPS) that have been validated for conformance to FTPS. The Validated Products List also contains information about the organizations, test methods and procedures that support the validation programs for the FTPS identified in this document. The Validated Products List is updated quarterly. iii ' ;r,<R^v a;-' i-'r^ . /' ^'^uffoo'*^ ''vCJIt<*bjteV sdT : Jr /' i^iL'.JO 'j,-/5l ':. ;urj ->i: • ' *?> ^r:nT^^'Ad JlSid Uawfoof^ fa«Di)itbiI»V ,, ‘ isbt^u ri il .r^^iytsrH n 'V TABLE OF CONTENTS 1. -
Operating RISC: UNIX Standards in the 1990S
Operating RISC: UNIX Standards in the 1990s This case was written by Will Mitchell and Paul Kritikos at the University of Michigan. The case is based on public sources. Some figures are based on case-writers' estimates. We appreciate comments from David Girouard, Robert E. Thomas and Michael Wolff. The note "Product Standards and Competitive Advantage" (Mitchell 1992) supplements this case. The latest International Computerquest Corporation analysis of the market for UNIX- based computers landed on three desks on the same morning. Noel Sharp, founder, chief executive officer, chief engineer and chief bottle washer for the Superbly Quick Architecture Workstation Company (SQAWC) in Mountain View, California hoped to see strong growth predicted for the market for systems designed to help architects improve their designs. In New York, Bo Thomas, senior strategist for the UNIX systems division of A Big Computer Company (ABCC), hoped that general commercial markets for UNIX-based computer systems would show strong growth, but feared that the company's traditional mainframe and mini-computer sales would suffer as a result. Airborne in the middle of the Atlantic, Jean-Helmut Morini-Stokes, senior engineer for the UNIX division of European Electronic National Industry (EENI), immediately looked to see if European companies would finally have an impact on the American market for UNIX-based systems. After looking for analysis concerning their own companies, all three managers checked the outlook for the alliances competing to establish a UNIX operating system standard. Although their companies were alike only in being fictional, the three managers faced the same product standards issues. How could they hasten the adoption of a UNIX standard? The market simply would not grow until computer buyers and application software developers could count on operating system stability. -
Computer Architectures an Overview
Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements. -
View of This Work
INFORMATION TO USERS The most advanced technology has been used to photo graph and reproduce this manuscript from the microfilm master. UMI films the text directly from the original or copy submitted. Thus, some thesis and dissertation copies are in typewriter face, while others may be from any type of computer printer. The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleedthrough, substandard margins, and improper alignment can adversely affect reproduction. In the unlikely event that the author did not send UMI a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyright material had to be removed, a note will indicate the deletion. Oversize materials (e.g., maps, drawings, charts) are re produced by sectioning the original, beginning at the upper left-hand corner and continuing from left to right in equal sections with small overlaps. Each original is also photographed in one exposure and is included in reduced form at the back of the book. These are also available as one exposure on a standard 35mm slide or as a 17" x 23" black and white photographic print for an additional charge. Photographs included in the original manuscript have been reproduced xerographically in this copy. Higher quality 6" x 9" black and white photographic prints are available for any photographs or illustrations appearing in this copy for an additional charge. Contact UMI directly to order. University Microfilms International A Bell & Howell Information Company 300 North Zeeb Road, Ann Arbor, Ml 48106-1346 USA 313/761-4700 800/521-0600 Order Number 8824450 Performance evaluation of RISC-based architectures for image processing Al-Ghitany, Nashat El-Khameesy, Ph.D. -
MIPS R5000 Microprocessor Technical Backgrounder
MIPS R5000 Microprocessor Technical Backgrounder Performance: SPECint95 5.5 SPECfp95 5.5 Instruction Set MIPS-IV ISA Compatibility MIPS-I, MIPS-II, AND MIPS-III Pipeline Clock 200 MHz System Interface clock Up to 100 MHz Caches 32 kB I-cache and 32 kB D-cache, each 2-way set associative TLB 48 dual entries; Variable Page size (4 kB to 16 MB in 4x increments) Power dissipation: 10 watts (peak). at maximum operating frequency Supply voltage min. 3.0 Vtyp. 3.3 Vmax. 3.6 V Packaging: 272-pin cavity-down Ball Grid Array (BGA) 223-pin ceramic Pin Grid Array (PGA) Fabrication Technology: Vendor specific process including 0.35 micron Die Size: 80-90 mm2 (Vendor Dependent) Number of Transistors: 3.6 million (4 Transistor SRAM cell), 5.0 million (6 Transistor SRAM cell) (Of these totals, logic transistors number 800,000). mips 1 Open RISC Technology Overview This backgrounder introduces the R5000 microprocessor from MIPS Technologies, Inc. The information presented in this paper discusses new features in the R5000, i.e. how the R5000 differs from previous microprocessors from MIPS. This section provides general information on the R5000, including: • Introduction • The R5000 microprocessor • Packaging • Future upgrades • Block Diagram Introduction to RISC Reduced instruction-set computing (RISC) architectures differ from older complex instruction-set computing (CISC) architectures by streamlining instruction execution. The MIPS architecture, developed by MIPS Technologies, is firmly established as the leading RISC architecture today. On introduction, RISC microprocessors were used for high performance computing applications. Lately, these processors have found their way into the consumer electronics and embedded systems markets as well. -
Cray Research, Inc
RESEARCH, INC. UNICOS 5.0 ^ /' -r UNICOS® 5.0 Release Notice UC-05.0-UAD-RN Cray Research, Inc. Copyright © 1989 by Cray Research, Inc. All Ri^ts Reserved. This manual or thereof may not be reproduced in any form unless permitted by contract or by written permission of Cray Research, Inc. CRAY, CRAY-1, HSX,SSD, and UNICOSare registered trademarks and Autotasking, OFT, CFT77, CFT2, COS, Cray Ada, CRAY-2, CRAY X-MP, CRAYX-MPEA, CRAY Y-MP, CSIM, Delivering the power..., ICS, SEGLDR, and SUPERLINK are trademarks of Cray Research, Inc. AEGIS is a trademark and Apollo is a registered trademark of Apollo Computer, Inc. CDC is a registered trademark and NOS, NOS/BE, and NOS/VE are products of Control Data Corporation. Convex is a trademark of Convex Computer Corporation. DEC, VAX, and VMS are trademarks of Digital Equipment Corporation. Ethernet is a registered trademark of Xerox Corporation. HYPERchannel and NSC are registered trademarks of Network Systems Corporation. IBMis a registered trademark and MVS and VM are products of Intemationsd Business Machines Corporation. LANlord is a trademark of Computer Network Technology Corporation. Pyramid is a trademark of Pyramid Technology Corporation. SecurlD is a registered trademark of Security Dynamics, Inc. Sun Workstetion is a registered trademark, NFS, ONC, Sun-3, SunOS, andSunView aretrademarks, and RPC andXDR areproducts ofSunMicrosy^ms, Inc. Telex is a registered trademark of Telex Corporation. UltraNet is a registered trademark of Ultra Network Technologies, Inc. UNIX is a registered trademark of AT&T. X Window S3rstem is a trademark of the Massachusetts Institute of Technology (MIT). -
Computer Systems Laboratory Computing and Applied Mathematics
NISTIR 5854 COMPUTER SYSTEMS LABORATORY COMPUTING ANO APPLIEO MATHEMATICS LABORATORY TECHNICAL ACCOMPLISHMENTS October 1994 through March 1996 Elizabeth B. Lennon U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology COMPUTER SYSTEMS LABORATORY COMPUTING ANO APPLIEO MATHEMATICS LABORATORY TECHNICAL ACCOMPLISHMENTS October 1994 through March 1996 Elizabeth B. Lennon U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology NISTIR 5854 JUNE 1996 s wwmm U.S. DEPARTMENT OF COMMERCE Michael Kantor, Secretary Technology Administration Mary L. Good, Under Secretary for Technology National Institute of Standards and Technology Arati Prabhakar, Director A : ' 1 ''^' M 1^ ^- m m . JL v«s¥ii«8f!AJ nrmimM H " .'.ww -Vtfl rufsi . .-s2!ft'' "'fi «:.:v •r'i- f%,: 'm. 2JV-' Wis .m ;.iSii5ii 4^, ''H ^:r ' -.rl TiiinnsiiT. ,3 iif«ii<^!Ml3 m & .V^VF', (j. m rpmrmmm ^ ^o^^ce^^•vt.ll^^A SviH-*&at U m !Si t ft^Uwht tdi E :V sJ- Kk - <>080 wraifj '1 ^9r V.'^SfS'; '.'V" >. ^^MLf P^' M \ k'» ''M. 1.. I'’ <•^1 3;::: JSferV: ;>% mM -5 V ^ S*3 m Ml - \. ^ m ;:. Ir Jl n \ «!>> r •iksi TABLE OF CONTENTS Overview of Computer Systems Laboratory and Computing and Applied Mathematics Laboratory 1 Awards and Recognition 3 Industry Interactions 5 Collaboration with Industry, Government, and Academia 14 Cooperative Research and Development Agreements 19 Guest Researchers and Faculty Appointments 21 International Activities 23 Conferences, Workshops, and Lectures 27 Patents 29 Technical Publications 30 Technical Papers 42 Electronic Products 57 Validated Products 62 Technical Inquiries 64 . ' M i c. Jl m ; .' !»; .1 „' «' ’ v'3 ''•. -
Validated Products List, 1992 No. 3
A111D3 flOMESS (Supersedes NISTIR 4820) VALIDATED PRODUCTS LIST 1992 No. 3 Programming Languages Database Language SQL Graphics GOSIP POSIX Security Judy B. Kailey Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 July 1992 (Supersedes April 1992 Issue) ^QO— 100 .056 ^^871 NIST 1992 C.2 NISTIR 4871 (Supersedes NISTIR 4820) VALIDATED PRODUCTS LIST 1992 No. 3 Programming Languages Database Language SQL Graphics GOSIP POSIX Security Judy B. Kailey Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 July 1992 (Supersedes April 1992 Issue) U.S. DEPARTMENT OF COMMERCE Barbara Hackman Franklin, Secretary TECHNOLOGY ADMINISTRATION Robert M. White, Under Secretary for Technology NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY John W. Lyons, Director FOREWORD The Validated Products List is a collection of registers describing implementations of Federal Information Processing Standards (FIPS) that have been validated for conformance to FIPS. The Validated Products List also contains information about the organizations, test methods and procedures that support the validation programs for the FIPS identified in this document. The Validated Products List is updated quarterly. iii • l 'v.'J #. <• ’ Jr .' '>1 : «0.. .r ir , .M I-:. ':^-. ' V. .'jjf f:i^i^M_(‘‘^-/ V.iT: 'V'.^t) afv;3!fea|)r! if’- TABLE OF CONTENTS 1. INTRODUCTION 1 1.1 Purpose 1 1.2 Document Organization 2 1.2.1 Programming Languages 2 1.2.2 Database Language SQL 2 1.2.3 Graphics: GKS 2 1.2.4 Graphics: CGM 2 1.2.5 GOSIP 2 1.2.6 POSIX 2 1.2.7 Computer Security 2 1.2.8 FIPS Conformance Testing Products 2 2. -
Research. Inc •
c: RESEARCH. INC •. CRAY® COMPUTER SYSTEMS UNICOS PRIMER SG-2010 Gopyright© 1986, 1987 by Gray Research, Inc. This manuat or parts thereof may not be reproduced in any form unless permitted by contract or by written permission of Gray Research, Inc. Cli::ai tIfJI',.'V RESEARCH, INC. PUBUCATION NUMBER SG-2010 ..... 1'.- ~ ~ Czay Raeudl. Inc. publicationa Ihculd be directed to the Diatributicn Center and comme:ntl .bouc tbeIe publications .hould be ctinIeted to: CRA Y JtBS8ARQI, INC. Technia1 PublioadaaI 1345 NOIthIand Olive M.doca 1WpM. MUu.Gca 55120 Revision Description February 1986 - First printing. Docwnentation to support the Cray operating system UNICOS, release 1.0. This documentation is derived from UNIX System V under license from AT&T Technologies, Inc. A Octo~ 1986 - Rewrite incorporating many editorial changes made in response to a usability study. This version of the manual is issued with the Cray operating system UNICOS, release 2.0. All trademarks are now documented in the record of revision. All previous versions of this manual are obsolete. B July 1987 - Complete rewrite and reorganization to support UNICOS release 3.0. This printing includes new features of UNICOS, many new examples, and documentation for the C shell as well as the Bourne shell. This printing obsoletes previous versions of this manual. B ii SG-2010 The UNICOS operating system is derived from the AT&T UNIX System V operating system. UNICOS is also based in part on the Fourth Berkeley Software Distribution under license from the Regents of The University' of California. The TCPIIP documentation is copyrighted by The Wollongong Group and may not be reproduced. -
Regional Networks and Industrial Adaptation in Silicon Valley and Route 128
Regional Networks and Industrial Adaptation Inside-Out: Regional Networks and Industrial Adaptation in Silicon Valley and Route 128 AnnaLee Saxenian University of California, Berkeley Abstract The competitive advantages of regional clusters are the focus of much scholarly and policy attention. The literature relies heavily on the concept of external economies to explain the advantages derived from the spatial clustering of economic activity. This article compares two of America’s leading technology regions—California’s Silicon Valley and Massachusetts’ Route 128, to suggest the limits of the notion of external economies and to propose an alternative network approach to analyzing regional economies. By rejecting the sharp distinction between what occurs inside and outside the firm, the network approach illuminates the complex and historically evolved relations between firms and the social structures and institutions of a par- ticular locality. Through a set of comparisons of companies in Silicon Valley and Route 128, the article explains the divergent performance of these two apparently comparable regional clusters, and in so doing provides insights into the local sources of competitive advantage. The competitive advantages of regional clusters have become a focal point of scholarly and policy attention. The work of Paul Krugman (1991) and Michael Porter (1990) has spurred widespread interest in regions and regional development, once the sole province of economic geographers and regional scientists. These newcomers have ignored an al- ready extensive and sophisticated literature on the dynamics of industrial localization (see, for example, Storper, 1989; Scott, 1988a, 1988b; Vernon, 1960). Yet, like their predecessors, they share a reliance on external economies to explain the advantages of clustering of economic activity. -
LIFE with UNIX a Guide for Everyone
LIFE WITH UNIX LIFE WITH UNIX A Guide For Everyone Don Libes & Sandy Ressler PRENTICE HALL, Englewood Cliffs, New Jersey 07632 Library of Congress Cataloging in Publication Data Life with UNIX, A Guide For Everyone UNIX is a registered trademark of AT&T. Production: Sophie Papanikolaou Cover production: Eloise Starkweather Cover design: Lundgren Graphics, Ltd. Cover artwork: Sandy Ressler Marketing: Mary Franz Life With UNIX was edited and composed with Frame Maker on a Sun Microsystems work- station running UNIX. Camera-ready copy was prepared on a Linotronic 100P by Profession- al Fast-Print Corporation using PostScript files generated by Frame Maker. 1989 by Prentice-Hall, Inc. A division of Simon & Schuster Englewood Cliffs, New Jersey 07632 All rights reserved. No part of this book may be reproduced, in any form or by any means, without written permission from the publisher. Printed in the United States of America 10 9 8 7 6 5 4 3 2 1 Prentice-Hall International (UK) Limited, London Prentice-Hall of Australia Pty. Limited, Sydney Prentice-Hall Canada Inc., Toronto Prentice-Hall Hispanoamericana, S.A., Mexico Prentice-Hall of India Priviate Limited, New Delhi Prentice-Hall of Japan, Inc., Tokyo Simon & Schuster Asia Pte. Ltd., Singapore Editora Prentice-Hall do Brasil, Ltda., Rio de Janeiro To our loving families Contents Preface .................................................................................................................. xiii How To Read This Book ......................................................................................xvii -
Validated Products List, 1995 No. 2
A111D4 NISTIR 5629 (Supersedes NISTIR 5585) VALIDATED PRODUCTS LIST Volume 1 1995 No. 2 Programming Languages Database Language SQL Judy B. Kaiiey Graphics Editor POSIX U.S. DEPARTMENT OF COMMERCE Computer Security Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 April 1995 GC 100 NIST . U56 no. 5629 VI fi0.2 NISTIR 5629 (Supersedes NISTIR 5585) VALIDATED PRODUCTS LIST Volume 1 1995 No. 2 Programming Languages Database Language SQL Judy B. Kailey Graphics Editor POSIX U.S. DEPARTMENT OF COMMERCE Computer Security Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 April 1995 (Supersedes January 1995 issue) U.S. DEPARTMENT OF COMMERCE Ronald H. Brown, Secretary TECHNOLOGY ADMINISTRATION Mary L. Good, Under Secretary for Technology NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY Arab Prabhakar, Director FOREWORD The Validated Products List (VPL) identifies information technology products that have been tested for conformance to Federal Information Processing Standards (FIPS) in accordance with Computer Systems Laboratory (CSL) conformance testing procedures, and have a current validation certificate or registered test report. The VPL also contains information about the organizations, test methods and procedures that support the validation programs for the FIPS identified in this document. The VPL includes computer language processors for programming languages COBOL, Fortran, Ada, Pascal, C, M[UMPS], and database language SQL; computer graphic implementations for GKS, CGM, PHIGS, and Raster Graphics; operating system implementations for POSIX; open systems interconnect implementations for GOSIP; and computer security implementations for DES, MAC and Key Management.