DOCSLIB.ORG

Infrastructure Considerations for World Wide Web Servers

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Infrastructure Considerations for World Wide Web Servers Calhoun: The NPS Institutional Archive Theses and Dissertations Thesis Collection 1996-06 Infrastructure considerations for World Wide Web servers Casler, John T. Monterey, California. Naval Postgraduate School http://hdl.handle.net/10945/32066 NAVAL POSTGRADUATE SCHOOL MONTEREY, CALIFORNIA THESIS INFRASTRUCTURE CONSIDERATIONS FOR WORLD WIDE WEB SERVERS by John T. Casler June, 1996 Co-Advisors: Hemant Bhargava Suresh Sridhar Approved for public release; distribution is unlimited 19960805 015 Form Approved REPORT DOCUMENTATION PAGE OMB No. 0704-0188 Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden e»timate or any other aspect of this collection of information, including suggestions for reducing this burden to Washington Headquarters Services, Directorate for lnformtltion Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503. 1. AGENCY USE ONLY (Leave Blank) 12. REPORT DATE 13. REPORT TYPE AND DATES COVERED June, 1996 Master's Thesis 4. TITLE AND SUBTITLE 5. FUNDING NUMBERS INFRASTRUCTURE CONSIDERATIONS FOR WORLD WIDE WEB SERVERS 6. AUTHOR(S) Casler, Jolm T. 7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) 8. PERFORMING ORGANIZATION Naval Postgraduate School REPORT NUMBER Monterey, CA 93943-5000 9. SPONSORING I MONITORING AGENCY NAME(S) AND ADDRESS(ES) 10. SPONSORING I MONITORING AGENCY REPORT NUMBER 11. SUPPLEMENTARY NOTES The views expressed in this thesis are those of the author and do not reflect the official policy or position of the Department ofDefense or the U.S. Government. 12a. DISTRIBUTION I AVAILABILITY STATEMENT 12b. DISTRIBUTION CODE Approved for public release, distribution is unlimited 13. ABSTRACT (Maximum 200 words) This thesis explores issues associated with defining and selecting infrastructure requirements for World Wide Web sites. The explosive growth the WWW has made it the largest single service on the Internet. With this growth comes a need for guidance to organizations or individuals desiring to establish new Web sites. This thesis provides the guidance needed to define a potential site's requirements and select the infrastructure necessary to fulfill those requirements. A combination of literature review of current books and periodicals, as well as surveys of WWW sites was used to obtain information. This information was used to develop the framework for defining requirements. A rule based heuristic was also adopted from the literature and subsequently validated. It is used to select the computing hardware needed for a site. A key lesson learned is that most organizations do not conduct any initial requirements analysis to determine a site's infrastructure needs. The reasons range from oversight to indifference. The potential penalty for not conducting proper assessment of requirements is the same as for any venture, a substandard product and poorly leveraged investment. 14. SUBJECT TERMS 15. NUMBER OF PAGES World Wide Web Site Requirements and Definition 143 Server Hardware Hueristic 16. PRICE CODE 17. SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. LIMITATION OF ABSTRACT OF REPORT OF THIS PAGE OF ABSTRACT UL Unclassified Unclassified Unclassified NSN 7540-01-280-5500 Standard Form 298 (Rev. 2-89) Prescribed by ANSI Std. 239-18 ii Approved for public release; distribution is unlimited. INFRASTRUCTURE CONSIDERATIONS FOR WORLD WIDE WEB SERVERS John T. Casler Lieutenant Commander, United States Naval Reserve B.S., University of South Carolina, 1979 Submitted in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE IN INFORMATION TECHNOLOGY MANAGEMENT from the NAVAL POSTGRADUATE SCHOOL June, 1996 Author: --- Reuben Harris, Chairman Department of Systems Management iii iv . ' ABSTRACT This thesis explores issues associated with defining and selecting infrastructure requirements for World Wide Web sites. The explosive growth the WWW has made it the largest single service on the Internet. With this growth comes a need for guidance to organizations or individuals desiring to establish new Web sites. This thesis provides the guidance needed to define a potential site's requirements and select the infrastructure necessary to fulfill those requirements. A combination of literature review of current books and periodicals, as well as surveys of WWW sites was used to obtain information. This information was used to develop the framework for defining requirements. A rule based heuristic was also adopted from the literature and subsequently validated. It is used to select the computing hardware needed for a site. A key lesson learned is that most organizations do not conduct any initial requirements analysis to determine a site's infrastructure needs. The reasons range from oversight to indifference. The potential penalty for not conducting proper assessment of requirements is the same as for any venture, a substandard product and poorly leveraged investment. v vi - --- ---------~~~~~~~~~~~~~~----- .. , TABLE OF CONTENTS I. INTRODUCTION . .. .. .. 1 A. ENVIR_ONMENT . 1 B. OBJECTIVES ................................................................................. 2 C. SCOPE............................................................................................. 2 D. METHODOLOGY ........................................................................... - 3 E. ORGANIZATION............................................................................ 4 II. WWW TECHNICAL ASPECTS . 5 A. TCP/IP ............................................................................................. 5 B.CLIENTSERVERMODEL............................................................. 6 C. WORLD WIDE WEB...................................................................... 7 1. HyperText Transfer Protocol (HTTP)...................................... 8 a. Stateless........................................................................... 8 b. Connectionless . 9 2. HyperText Markup Language (HTML).................................... 10 3. Uniform Resource Locators (URLs) . 10 4. Common Gateway Interface (CGI) ..................... ..................... 11 a.· Scripts . 12 D. CONCLUSION................................................................................ 13 III. PROBLEM DESCRIPTION...................................................................... 15 A. SITE SURVEY RESULTS............................................................... 15 B. LITERATURE REVIEW RESULTS................................................ 18 vii - --I I ., . '"' C. COST............................................................................................... 20 D. CONCLUSION................................................................................ 21 IV. INFRASTRUCTURE REQUIREMENTS................................................. 23 A. ANTICIPATING TRAFFIC............................................................. 24 B. PURPOSE OF THE SITE................................................................. 26 C. CONNECTION................................................................................ 28 1. Line Options . 28 2. Bandwidth Requirement.......................................................... 29 3. Additional Requirements......................................................... 33 D. HARDWARE................................................................................... 34 1. Processing power . .. .. .. .. .. .. 34 2. RAM....................................................................................... 35 3. Disk Space.............................................................................. 36 E. SOFTWARE..................................................................................... 36 1. Operating Systems................................................................... 37 2. Server Software....................................................................... 37 F. CONCLUSION................................................................................. 39 V. HARDWARE SELECTION....................................................................... 41 A. HARDWARE HEURISTIC.............................................................. 41 B. HEURISTIC BENCHMARK ...... .. ....... ............ ..... .......................... 43 1. SPEC ...................................... ,............................................... 43 a. "Base" Measurement . 44 (1) Speed................................................................... 44 (2) Throughput........................................................... 44 b. "Peak" Measurement.......................................................... 45 (1) Speed................................................................... 45 viii (2) Throughput........................................................... 45 2. Heuristic.................................................................................. 46 C. HEURISTIC VALIDATION............................................................ so D. CONCLUSION................................................................................ 52 VI. SYSTEM RELIABILITY.......................................................................... 53 A. DISK
Load more

Recommended publications
  • Mipspro C++ Programmer's Guide
    MIPSproTM C++ Programmer’s Guide 007–0704–150 CONTRIBUTORS Rewritten in 2002 by Jean Wilson with engineering support from John Wilkinson and editing support from Susan Wilkening. COPYRIGHT Copyright © 1995, 1999, 2002 - 2003 Silicon Graphics, Inc. All rights reserved; provided portions may be copyright in third parties, as indicated elsewhere herein. No permission is granted to copy, distribute, or create derivative works from the contents of this electronic documentation in any manner, in whole or in part, without the prior written permission of Silicon Graphics, Inc. LIMITED RIGHTS LEGEND The electronic (software) version of this document was developed at private expense; if acquired under an agreement with the USA government or any contractor thereto, it is acquired as "commercial computer software" subject to the provisions of its applicable license agreement, as specified in (a) 48 CFR 12.212 of the FAR; or, if acquired for Department of Defense units, (b) 48 CFR 227-7202 of the DoD FAR Supplement; or sections succeeding thereto. Contractor/manufacturer is Silicon Graphics, Inc., 1600 Amphitheatre Pkwy 2E, Mountain View, CA 94043-1351. TRADEMARKS AND ATTRIBUTIONS Silicon Graphics, SGI, the SGI logo, IRIX, O2, Octane, and Origin are registered trademarks and OpenMP and ProDev are trademarks of Silicon Graphics, Inc. in the United States and/or other countries worldwide. MIPS, MIPS I, MIPS II, MIPS III, MIPS IV, R2000, R3000, R4000, R4400, R4600, R5000, and R8000 are registered or unregistered trademarks and MIPSpro, R10000, R12000, R1400 are trademarks of MIPS Technologies, Inc., used under license by Silicon Graphics, Inc. Portions of this publication may have been derived from the OpenMP Language Application Program Interface Specification.
    [Show full text]
  • Validated Products List, 1995 No. 3: Programming Languages, Database
    NISTIR 5693 (Supersedes NISTIR 5629) VALIDATED PRODUCTS LIST Volume 1 1995 No. 3 Programming Languages Database Language SQL Graphics POSIX Computer Security Judy B. Kailey Product Data - IGES Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 July 1995 QC 100 NIST .056 NO. 5693 1995 NISTIR 5693 (Supersedes NISTIR 5629) VALIDATED PRODUCTS LIST Volume 1 1995 No. 3 Programming Languages Database Language SQL Graphics POSIX Computer Security Judy B. Kailey Product Data - IGES Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 July 1995 (Supersedes April 1995 issue) U.S. DEPARTMENT OF COMMERCE Ronald H. Brown, Secretary TECHNOLOGY ADMINISTRATION Mary L. Good, Under Secretary for Technology NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY Arati Prabhakar, Director FOREWORD The Validated Products List (VPL) identifies information technology products that have been tested for conformance to Federal Information Processing Standards (FIPS) in accordance with Computer Systems Laboratory (CSL) conformance testing procedures, and have a current validation certificate or registered test report. The VPL also contains information about the organizations, test methods and procedures that support the validation programs for the FIPS identified in this document. The VPL includes computer language processors for programming languages COBOL, Fortran, Ada, Pascal, C, M[UMPS], and database language SQL; computer graphic implementations for GKS, COM, PHIGS, and Raster Graphics; operating system implementations for POSIX; Open Systems Interconnection implementations; and computer security implementations for DES, MAC and Key Management.
    [Show full text]
  • The Design and Verification of the Alphastation 600 5-Series Workstation by John H
    The Design and Verification of the AlphaStation 600 5-series Workstation by John H. Zurawski, John E. Murray, and Paul J. Lemmon ABSTRACT The AlphaStation 600 5-series workstation is a high-performance, uniprocessor design based on the Alpha 21164 microprocessor and on the PCI bus. Six CMOS ASICs provide high-bandwidth, low-latency interconnects between the CPU, the main memory, and the I/O subsystem. The verification effort used directed, pseudorandom testing on a VERILOG software model. A hardware-based verification technique provided a test throughput that resulted in a significant improvement over software tests. This technique currently involves the use of graphics cards to emulate generic DMA devices. A PCI hardware demon is under development to further enhance the capability of the hardware-based verification. INTRODUCTION The high-performance AlphaStation 600 5-series workstation is based on the fastest Alpha microprocessor to date -- the Alpha 21164.[1] The I/O subsystem uses the 64-bit version of the Peripheral Component Interconnect (PCI) and the Extended Industry Standard Architecture (EISA) bus. The AlphaStation 600 supports three operating systems: Digital UNIX (formerly DEC OSF/1), OpenVMS, and Microsoft's Windows NT. This workstation series uses the DECchip 21171 chip set designed and built by Digital. These chips provide high-bandwidth, low-latency interconnects between the CPU, the main memory, and the PCI bus. This paper describes the architecture and features of the AlphaStation 600 5-series workstation and the DECchip 21171 chip set. The system overview is first presented, followed by a detailed discussion of the chip set. The paper then describes the cache and memory designs, detailing how the memory design evolved from the workstation's requirements.
    [Show full text]
  • MIPS IV Instruction Set
    MIPS IV Instruction Set Revision 3.2 September, 1995 Charles Price MIPS Technologies, Inc. All Right Reserved RESTRICTED RIGHTS LEGEND Use, duplication, or disclosure of the technical data contained in this document by the Government is subject to restrictions as set forth in subdivision (c) (1) (ii) of the Rights in Technical Data and Computer Software clause at DFARS 52.227-7013 and / or in similar or successor clauses in the FAR, or in the DOD or NASA FAR Supplement. Unpublished rights reserved under the Copyright Laws of the United States. Contractor / manufacturer is MIPS Technologies, Inc., 2011 N. Shoreline Blvd., Mountain View, CA 94039-7311. R2000, R3000, R6000, R4000, R4400, R4200, R8000, R4300 and R10000 are trademarks of MIPS Technologies, Inc. MIPS and R3000 are registered trademarks of MIPS Technologies, Inc. The information in this document is preliminary and subject to change without notice. MIPS Technologies, Inc. (MTI) reserves the right to change any portion of the product described herein to improve function or design. MTI does not assume liability arising out of the application or use of any product or circuit described herein. Information on MIPS products is available electronically: (a) Through the World Wide Web. Point your WWW client to: http://www.mips.com (b) Through ftp from the internet site “sgigate.sgi.com”. Login as “ftp” or “anonymous” and then cd to the directory “pub/doc”. (c) Through an automated FAX service: Inside the USA toll free: (800) 446-6477 (800-IGO-MIPS) Outside the USA: (415) 688-4321 (call from a FAX machine) MIPS Technologies, Inc.
    [Show full text]
  • 2 MIPS Architecture 29
    See MIPS® Run Second Edition ThisPageIntentionallyLeftBlank See MIPS® Run Second Edition Dominic Sweetman AMSTERDAM • BOSTON • HEIDELBERG • LONDON NEW YORK • OXFORD • PARIS • SAN DIEGO SAN FRANCISCO • SINGAPORE • SYDNEY • TOKYO Morgan Kaufmann Publishers is an imprint of Elsevier Publisher: Denise E. M. Penrose Publishing Services Manager: George Morrison Senior Project Manager: Brandy Lilly Editorial Assistant: Kimberlee Honjo Cover Design: Alisa Andreola and Hannus Design Composition: diacriTech Technical Illustration: diacriTech Copyeditor: Denise Moore Proofreader: Katherine Antonsen Indexer: Steve Rath Interior Printer: The Maple-Vail Book Manufacturing Group, Inc. Cover Printer: Phoenix Color Morgan Kaufmann Publishers is an imprint of Elsevier. 500 Sansome Street, Suite 400, San Francisco, CA 94111 This book is printed on acid-free paper. © 2007 by Elsevier Inc. All rights reserved. MIPS, MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS16, MIPS16e, MIPS-3D, MIPS32, MIPS64, 4K, 4KE, 4KEc, 4KSc, 4KSd, M4K, 5K, 20Kc, 24K, 24KE, 24Kf, 25Kf, 34K, R3000, R4000, R5000, R10000, CorExtend, MDMX, PDtrace and SmartMIPS are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries, and used herein under license from MIPS Technologies, Inc. MIPS, MIPS16, MIPS32, MIPS64, MIPS-3D and SmartMIPS, among others, are registered in the U.S. Patent and Trademark Office. Linux® is the registered trademark of Linus Torvalds in the U.S. and other countries. Designations used by companies to distinguish their products are often claimed as trademarks or registered trade- marks. In all instances in which Morgan Kaufmann Publishers is aware of a claim, the product names appear in initial capital or all capital letters.
    [Show full text]
  • Optimal Software Pipelining: Integer Linear Programming Approach
    OPTIMAL SOFTWARE PIPELINING: INTEGER LINEAR PROGRAMMING APPROACH by Artour V. Stoutchinin Schooi of Cornputer Science McGill University, Montréal A THESIS SUBMITTED TO THE FACULTYOF GRADUATESTUDIES AND RESEARCH IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF MASTEROF SCIENCE Copyright @ by Artour V. Stoutchinin Acquisitions and Acquisitions et Bibliographie Services services bibliographiques 395 Wellington Street 395. nie Wellington Ottawa ON K1A ON4 Ottawa ON KI A ON4 Canada Canada The author has granted a non- L'auteur a accordé une licence non exclusive licence allowing the exclusive permettant à la National Library of Canada to Bibliothèque nationale du Canada de reproduce, loan, distribute or sell reproduire, prêter, distribuer ou copies of this thesis in microform, vendre des copies de cette thèse sous paper or electronic formats. la fome de microfiche/^, de reproduction sur papier ou sur format électronique. The author retains ownership of the L'auteur conserve la propriété du copyright in this thesis. Neither the droit d'auteur qui protège cette thèse. thesis nor substantialextracts fiom it Ni la thèse ni des extraits substantiels may be printed or otherwise de celle-ci ne doivent être imprimés reproduced without the author's ou autrement reproduits sans son permission. autorisation- Acknowledgements First, 1 thank my family - my Mom, Nina Stoutcliinina, my brother Mark Stoutchinine, and my sister-in-law, Nina Denisova, for their love, support, and infinite patience that comes with having to put up with someone like myself. I also thank rny father, Viatcheslav Stoutchinin, who is no longer with us. Without them this thesis could not have had happened.
    [Show full text]
  • Pluggable Interface Relays CR-M Miniature Relays
    Data sheet Pluggable interface relays CR-M Miniature relays Pluggable interface relays are used for electrical isolation, amplification and signal matching between the electronic controlling, e.g. PLC (programmable logic controller), PC or field bus systems and the sensor / actuator level. They don’t use additional internal protective circuits and thus are overload-proof against short-time variations like current or voltage peaks. 2CDC 291 002 S0015 Characteristics Approvals – Standard miniature relays with mechanical status indication H ANSI/UL 508, CAN/CSA C22.2 No.14 – 13 different rated control supply voltages: F CAN/CSA C22.2 No.14 DC versions: 12 V, 24 V, 48 V, 60 V, 110 V, 125 V, 220 V J VDE (except 125 V DC devices) AC versions: 24 V, 48 V, 60 V, 110 V, 120 V, 230 V EAC – Output: 2 c/o (SPDT) contacts (12 A), 3 c/o (SPDT) R contacts (10 A) or 4 c/o (SPDT) contacts (6 A) P Lloyds Register (only devices with 4 c/o (SPDT) – Available with or without LED contacts) CCC – 4 c/o (SPDT) contact version optionally equipped with E gold contacts, LED and free wheeling diode L RMRS (except 60 V and 125 V devices) – Integrated test button for manual actuation and locking of output contacts (DC coil = blue, AC coil = orange) that Marks can be removed if necessary a CE – Cadmium-free contact material – Suited for logical and standard sockets – Width on socket: 27 mm (1.063 in) – Pluggable function modules: reverse polarity protection/ free wheeling diode, LED indication, RC elements, overvoltage protection Order data Packing unit = 10 pieces
    [Show full text]
  • Linuxvilag-21.Pdf 12131KB 44 2012-05-28 10:16:00
    Töprengõ Nyíltan vagy zártan? programok fejlesztése rendkívüli iramban gyorsul: gombamód szaporodnak a jobbnál jobb programok, rengeteg bõvítmény készül minden operációs rend- Aszerhez. Azt hiszem, mindezt a Linux és más nyílt forrású rendszerek térnyerésének köszönhetjük. A forráskód hozzáfér- hetõsége nagyon sok embert arra ösztönöz, hogy saját „gondo- latkísérleteiket” is közzétegyék benne, ezzel is javítva a prog- ram minõségét, és esetleg bõvítve a felhasználási területét. Egyes programokra sokan azt mondják, hogy „halvaszületet- tek”, a nyílt forrású világban azonban nem egyszer láthattuk, © Kiskapu Kft. Minden jog fenntartva hogyan is támad fel halottaiból, ha nem is azonos néven és azonos feladattal, de a forráskód szintjén mindenképpen hasz- nosan egy-egy ilyen projekt! Ha nincs a Linux, valószínûleg senki nem kezdett volna bele az OpenBeOS fejlesztésébe; a Linux sikerei ösztönzõen hatnak az emberekre, a BeOS-ra- jongók pedig nem tétlenkednek, úgy döntöttek, hogyha a ked- venc rendszerük fejlesztése megszûnik, készítenek maguknak egy nyílt forrásút. Gondoljunk csak bele, hol tartanánk ma a nyílt forráskód nélkül? A Microsoft operációs rendszerei teljes- séggel eluralkodtak volna kicsiny bolygónkon, mindenki az önzõ harácsoló programírási gyakorlatnak behódolva alkotna nap mint nap, és bizony kemény pénzeket kellene leszurkolni minden egyes programért. Azt hiszem, a Linux mindenki számára hatalmas nyereség. A mostani programozópalánták ebbe a szabad világba születnek, így számukra már természetes lesz a forráskódok megosztása (hacsak el nem szegõdnek a sötét oldalra). E szabadság egyik nagy kérdése és veszélye a töredezettség. Hogy mire is gondolok: Linux-változatból nagyon sok van, a http://linuxlinks.com adatai szerint a Linuxnak 285 változata létezik – ezek vagy egyedi területet fednek le, vagy „csak” egyszerû Linux-kiadások.
    [Show full text]
  • 3Dfx Oral History Panel Gordon Campbell, Scott Sellers, Ross Q. Smith, and Gary M. Tarolli
    3dfx Oral History Panel Gordon Campbell, Scott Sellers, Ross Q. Smith, and Gary M. Tarolli Interviewed by: Shayne Hodge Recorded: July 29, 2013 Mountain View, California CHM Reference number: X6887.2013 © 2013 Computer History Museum 3dfx Oral History Panel Shayne Hodge: OK. My name is Shayne Hodge. This is July 29, 2013 at the afternoon in the Computer History Museum. We have with us today the founders of 3dfx, a graphics company from the 1990s of considerable influence. From left to right on the camera-- I'll let you guys introduce yourselves. Gary Tarolli: I'm Gary Tarolli. Scott Sellers: I'm Scott Sellers. Ross Smith: Ross Smith. Gordon Campbell: And Gordon Campbell. Hodge: And so why don't each of you take about a minute or two and describe your lives roughly up to the point where you need to say 3dfx to continue describing them. Tarolli: All right. Where do you want us to start? Hodge: Birth. Tarolli: Birth. Oh, born in New York, grew up in rural New York. Had a pretty uneventful childhood, but excelled at math and science. So I went to school for math at RPI [Rensselaer Polytechnic Institute] in Troy, New York. And there is where I met my first computer, a good old IBM mainframe that we were just talking about before [this taping], with punch cards. So I wrote my first computer program there and sort of fell in love with computer. So I became a computer scientist really. So I took all their computer science courses, went on to Caltech for VLSI engineering, which is where I met some people that influenced my career life afterwards.
    [Show full text]
  • Telecentro Comunitario Agroindustrial Piloto En El Municipio De Silvia
    TELECENTRO COMUNITARIO AGROINDUSTRIAL PILOTO EN EL MUNICIPIO DE SILVIA ANEXO G: PLATAFORMAS DE DESARROLLO OPENACS Y dotLRN Contrato 420/2003 Colciencias - Universidad del Cauca. UNIVERSIDAD DEL CAUCA FACULTAD DE INGENIERIA ELECTRONICA Y TELECOMUNICACIONES FACULTAD DE CIENCIAS AGROPECUARIAS GRUPO I+D NUEVAS TECNOLOGÍAS EN TELECOMUNICACIONES GNTT GRUPO DE INGENIERIA TELEMATICA GIT DEPARTAMENTO DE AGROINDUSTRIA POPAYAN, 2004 INTRODUCCIÓN Mediante la implementación del Telecentro Agroindustrial Piloto se busca generar capacidades locales, conocimiento y brindar desarrollo agroindustrial en las zonas rurales, lo que permitirá un mejoramiento en las condiciones de la región. El Telecentro tiene como finalidad fortalecer social y económicamente a la comunidad de Silvia, ampliando espacios de participación y adaptando nuevos medios de capacitación (local y virtual), acceso a servicios de información y de desarrollo de actividades productivas y de comercialización. Este informe de carácter técnico presenta las tecnologías potenciales que permitirán ofrecer el servicio de tele-capacitación y tele-comercio (vitrina de productos). Estos servicios serán soportados a través de las plataformas de código abierto OpenACS y dotLRN disponibles bajo licencia Licencia Publica General GNU (GPL, General Public License). OpenACS es una plataforma para aplicaciones web orientadas a comunidades virtuales, permite divulgar gran variedad de información, realizar foros sobre temas específicos, servicios de encuestas, galerías de imágenes y una serie de aplicaciones orientadas a la participación de comunidades en línea. DotLRN es una plataforma de tele-educación que incluye los módulos más usuales de este tipo de entornos de enseñanza/aprendizaje: gestión de ficheros, foros, calendario, asignación de tareas, etc. Además, ofrece funcionalidades de trabajo y creación de documentos en grupo.
    [Show full text]
  • PACKET 7 BOOKSTORE 433 Lecture 5 Dr W IBM OVERVIEW
    “PROCESSORS” and multi-processors Excerpt from Hennessey Computer Architecture book; edits by JT Wunderlich PhD Plus Dr W’s IBM Research & Development: JT Wunderlich PhD “PROCESSORS” Excerpt from Hennessey Computer Architecture book; edits by JT Wunderlich PhD Historical Perspective and Further 7.14 Reading There is a tremendous amount of history in multiprocessors; in this section we divide our discussion by both time period and architecture. We start with the SIMD SIMD=SinGle approach and the Illiac IV. We then turn to a short discussion of some other early experimental multiprocessors and progress to a discussion of some of the great Instruction, debates in parallel processing. Next we discuss the historical roots of the present multiprocessors and conclude by discussing recent advances. Multiple Data SIMD Computers: Attractive Idea, Many Attempts, No Lasting Successes The cost of a general multiprocessor is, however, very high and further design options were considered which would decrease the cost without seriously degrading the power or efficiency of the system. The options consist of recentralizing one of the three major components. Centralizing the [control unit] gives rise to the basic organization of [an] . array processor such as the Illiac IV. Bouknight, et al.[1972] The SIMD model was one of the earliest models of parallel computing, dating back to the first large-scale multiprocessor, the Illiac IV. The key idea in that multiprocessor, as in more recent SIMD multiprocessors, is to have a single instruc- tion that operates on many data items at once, using many functional units (see Figure 7.14.1). Although successful in pushing several technologies that proved useful in later projects, it failed as a computer.
    [Show full text]
  • Alpha and VAX Comparison Based on Industry-Standard Benchmark
    Alpha and VAX Comparison based on Industry-standard Benchmark Results Digital Equipment Corporation December 1994 EC-N3909-10 Version 3.0 December 1994 The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document. Digital conducts its business in a manner that conserves the environment and protects the safety and health of its employees, customers, and the community. Restricted Rights: Use, duplication, or disclosure by the U.S. Government is subject to restrictions as set forth in subparagraph (c) (1 )(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227 7013. Copyright© 1994 Digital Equipment Corporation All rights reserved. Printed in U.S.A. The following are trademarks of Digital Equipment Corporation: AlphaServer, AlphaStation, AlphaGeneration, DEC, OpenVMS, VMS, ULTRIX, and the DIGITAL logo. The following are third-party trademarks: MIPS is a trademark of MIPS Computer Systems, Inc. TPC-A is a trademark of the Transaction Processing Performance Council. INFORMIX is a registered trademark of lnformix Software, Inc. OSF/1 is a registered trademark of the Open Software Foundation, Inc. ORACLE is a registered trademark of Oracle Corporation. SPEC, SPECfp92, and SPECratio are trademarks of Standard Performance Evaluation Corporation. MIPS is a trademark of MIPS Computer Systems, Inc. All other trademarks and registered
    [Show full text]