A Multiprocessor Three-Dimensional Graphics System

Total Page:16

File Type:pdf, Size:1020Kb

A Multiprocessor Three-Dimensional Graphics System A Multiprocessor Three-Dimensional Graphics System by v - HUI Chau Man A THESIS Submitted to The Chinese University of Hong Kong in partial fulfilment of the requirements for the degree of MASTER OF PHILOSOPHY Department of Computer Science June 1991 O O Cf J I / . • II > . i/jiJ'i-- r .)n d :• ’ ;(” • 1 "i ,Vi, ‘ ’• / :/ • ‘ ( :x • •. - -i V . -' a - K ••, ,.•’ V y \ “ Abstract J ABSTRACT The huge market size of the ISA computers has enabled the low-cost manufacturing of the ISA graphics display boards. However, most of these graphics boards are restricted to 2D graphics. As more and more applications demand the 3D graphics capabilities, there is really a need for the 3D ones. Instead of developing a new 3D board from the scratch, a depth processor was designed to assist an ISA computer equipped with a 2D graphics board to manipulate 3D graphics. The depth processor in fact handles the process of hidden line hidden surface removal which is critical for 3D graphics. Among all 2D graphics boards, the SuperVGA provides the best 3D performance when working with the depth processor. However, as the software routines driving the SuperVGA cannot fully utilize the SuperVGA's power, a hardware VGA Accelerator was developed, to boost the SuperVGA to its best performance. While combining the VGA accelerator with the depth processor, a 3D display device is actually produced. An ISA computer works with the depth processor and the VGA accelerator can in fact serve as a 3D graphics display server. A bus convenor was constructed to interface the ISA graphics display server with the VME bus. This lets the ISA graphics display server offer its 3D graphics capability to the single hoard computers running on the VME bus, which are also badly short of any affordable graphics capability. Nevertheless, suffering from the constraints like low bus bandwidth, slow processors and the lack of floating-point processing power, the ISA graphics display server can never provide sufficient graphics processing power to satisfy the requirements of the applications such as 3D animated graphics or dynamic object modelling. Instead, a system with wide data paths, high bus bandwidth, graphics-specific processing units, and floating-point processors must be employed if high-performance 3D graphics is desired. Based on these high-performance guidelines, a 3D graphics system with multiple i860 processors was designed. Predicated results show that performance of the multi-i860 system will be comparable to the top-of-the- line commercial graphics workstations. a Acknowlecli^ments ACKNOWLEDGEMENTS Like all the people who work on hardware design and implementation projects, I also need the advice of my supervisor and the assistance of the supporting staff badly. With skill and patience, my supervisor, Mr. K.H. Lee, taught me from the basic principles to the state-of-the-art techniques of hardware design which have been found practical and reliable during the implementation phase of the project. If there were not his systematic guidance and hints, I would have lost my way and many problems would have been left unsolved. Also, I would like to thank from the bottom of my heard the staff of the Digital Laboratory and the Microprocessor Laboratory for their strong support in the provision of data books, equipments, and components. I would like to thank Mr. Albert J. Bunshaft, Manager, graPHIGS Development of IBM Kingston, for sending me a copy of the PHIGS standard specification [ISO/DIS 9592] which cannot yet be found in Hong Kong. Lastly, I am grateful to the financial support of the Graduate School for providing me the Graduate Studentship. Table of Contents TABLE OF CONTENTS ABSTRACT i ACKNOWLEDGEMENTS . ii TABLE OF CONTENTS . iii CHAPTER 1 INTRODUCTION 1.1 Computer Graphics Today 2 1.1.1 3D Graphics Synthesis Techniques 2 1.1.2 Hardware-assisted Computer Graphics 4 1.2 About The Thesis 5 CHAPTER 2 GRAPHICS SYSTEM ARCHITECTURES 2.1 Basic Structure of a Graphics Subsystem 8 2.2 VLSI Graphics Chips ……. …9 2.2.1 The CRT Controllers 10 2.2.2 The VLSI Graphics Processors 11 2.2.3 Design Philosophies for VLSI Graphics Processors 12 2.3 Graphics Boards . 14 2.3.1 The ARTIST 10 Graphics Controller 14 2.3.2 The MATROX PG-1281 Graphics ControUer 16 2.4 High-end Graphics System Architectures 17 2.4.1 Graphics Accelerator with Multiple Functional Units 18 2.4.2 Parallel Processing Graphics Systems 18 2.4.3 The Parallel Processor Architecture 19 2.4.4 The Pipelined Architecture 21 2.5 Comparisons and Discussions 22 2.5.1 Parallel Processors versus Pipelined Processing 23 / ’ Tabic of Contenrs 2.5.2 Parallel Processors versus Multiple Functional Units 23 2.6 Summary of High-end Graphics Systems 24 CHAPTER 3 AN ISA 3D GRAPHICS DISPLAY SERVER 3.1 Common ISA Graphics Cards 26 3.1.1 Standard Video Display Cards 26 3.1.2 Graphics Processing Boards 27 3.2 A Depth Processor for the ISA computers 28 3.2.1 The Z-buffer Algorithm for HLHSR 28 3.2.2 Our Hardware Solution for HLHSR 29 3.2.3 Design of the Depth Processor 31 3.2.4 Structure of the Depth Processor 34 3.2.5 The Depth Processor Operations 35 3.2.6 Software Support 40 3.2.7 Performance of the Depth Processor 44 3.3 A VGA Accelerator for the ISA Computers 45 3.3.1 Display Buffer Structure of the SuperVGA 46 3.3.2 Design of the VGA Accelerator 47 3.3.3 Structure of the VGA Accelerator 49 3.3.4 Combining the VGA Accelerator and the Depth Processor .... 51 3.3.5 Actual Performance of the DP-VA Board 54 3.3.6 3D Graphics Applications Using the DP-VA Board 55 3.4 A 3D Graphics Display Server 57 3.5 Host Connection for the 3D Graphics Display Server 59 3.5.1 The Single Board Computers 60 3.5.2 The VME-to-ISA bus convenor 61 3.5.3 Structure of the VME-to-ISA Bus Converter 61 3.5.4 Communications through the bus convenor 64 3.6 Physical Construction of the DP-VA Board and the Bus Converter ... 65 3.7 Summary 66 CHAPTER 4 A MULTI-i860 3D GRAPHICS SYSTEM 4.1 The i860 Processor 69 Table of Contents 4.2 Design of a Multiprocessor 3D Graphics System 70 4.2.1 A Reconfigurable Processor-Pipeline System 72 4.2.2 The Depth-Processing Unit 73 4.2.3 A Multiprocessor Graphics System 75 4.3 Structure of the Multi-i860 3D 77 4.3.1 The 64-bit-wide Global Data Buses 77 4.3.2 The 1280x1024 True-colour Display Unit 79 4.3.3 The Depth Processing Unit .... 82 4.3.4 The i860 Processing Units 84 4.3.5 The System Control Unit 87 4.3.6 Performance Prediction 89 4.4 Summary . 90 CHAPTER 5 CONCLUSIONS 5.1 The 3D Graphics Synthesis Pipeline … 91 5.2 3D Graphics Hardware 91 5.3 Design Approach for the ISA 3D Graphics Display Server •.....• 92 5.4 Flexibility in the Multi-i860 3D Graphics System 93 5.5 Future Work 94 APPENDIX A DISPLAYING REALISTIC 3D SCENES A.l Modelling 3D Objects in Boundary Representation 96 A.2 Transformations of 3D scenes .98 A.2.1 Composite Modelling Transformation 98 A.2.2 Viewing Transformations 99 A.2.3 Projection 102 A.2.4 Window to Viewport Mapping 104 A.3 Implementation of the Viewing Pipeline 105 A.3.1 Defining the View Volume 105 A.3.2 Normalization of The View Volume 106 A.3.3 The Overall Transformation Pipeline 108 A.4 Rendering Realistic 3D Scenes 108 A.4.1 Scan-conversion of Lines and Polygons 108 Table of Contents A.4.2 Hidden Surface Removal 109 A.4.3 Shading 112 A.4.4 The Complete 3D Graphics Pipeline 114 APPENDIX B DEPTH PROCESSOR DESIGN DETAILS B.l PAL Definitions B.2 Circuit Diagrams llg B.3 Depth Processor User's Guide 121 APPENDIX C VGA ACCELERATOR DESIGN DETAILS C.l PAL Definitions 124 C.2 Circuit Diagram 125 C.3 The DP-VA User's Guide 127 APPENDIX D VME-TO-ISA BUS CONVERTOR DESIGN DETAILS D.l PAL Definitions 131 D.2 Circuit Diagrams 133 APPENDIX E 3D GRAPHICS LIBRARY ROUTINES FOR THE DP-VA BOARD E. 1 3D Drawing Routines 136 E.2 3D Transformation Routines 137 E.3 Shading Routines 138 APPENDIX F PIPELINE CONFIGURATIONS FOR N PROCESSORS REFERENCES 1 Chapter I Intnxluction CHAPTER 1 INTRODUCTION Anyone who has heard the old saying "A picture is worth a thousand words" should agree the importance of the ongoing research on computer graphics. Computer has long been used as a tool of data processing. However, it is a problem for the users to interpret efficiently and accurately the huge volume of data generated by a computer. Thousands of lines of printout will just be a waste if the user does not have enough time or patience to read them. Fortunately, there is a better alternative, the graphical presentation, for this man-machine communication problem. A simple picture is capable of replacing several pages of data and allows the readers to obtain an overall perception of the information at a glance. With computer graphics, management information can be displayed as charts or diagrams. Profit and lost status can be obtained immediately from merely the shape of the charts. Scientific models like molecular structures are made visible. Simulation of complicated theories and natural phenomena are visualized. Blueprints of a space shuttle or a circuit board can be modified and analyzed easily with the help of Computer Aided Design (CAD) software.
Recommended publications
  • VOLUME V INFORMATIQUE NON AMERICAINE Première Partie Par L' Ingénieur Général De L'armement BOUCHER Henri TABLE
    VOLUME V INFORMATIQUE NON AMERICAINE Première partie par l' Ingénieur Général de l'Armement BOUCHER Henri TABLE DES MATIERES INFORMATIQUE NON AMERICAINE Première partie 731 Informatique européenne (statistiques, exemples) 122 700 Histoire de l'Informatique allemande 1 701 Petits constructeurs 5 702 Les facturières de Kienzle Data System 16 703 Les minis de gestion de Nixdorf 18 704 Siemens & Halske AG 23 705 Systèmes informatiques d'origine allemande 38 706 Histoire de l'informatique britannique 40 707 Industriels anglais de l'informatique 42 708 Travaux des Laboratoires d' Etat 60 709 Travaux universitaires 63 710 Les coeurs synthétisables d' ARM 68 711 Computer Technology 70 712 Elliott Brothers et Elliott Automation 71 713 Les machines d' English Electric Company 74 714 Les calculateurs de Ferranti 76 715 Les études de General Electric Company 83 716 La patiente construction de ICL 85 Catalogue informatique – Volume E - Ingénieur Général de l'Armement Henri Boucher Page : 1/333 717 La série 29 d' ICL 89 718 Autres produits d' ICL, et fin 94 719 Marconi Company 101 720 Plessey 103 721 Systèmes en Grande-Bretagne 105 722 Histoire de l'informatique australienne 107 723 Informatique en Autriche 109 724 Informatique belge 110 725 Informatique canadienne 111 726 Informatique chinoise 116 727 Informatique en Corée du Sud 118 728 Informatique à Cuba 119 729 Informatique danoise 119 730 Informatique espagnole 121 732 Informatique finlandaise 128 733 Histoire de l'informatique française 130 734 La période héroïque : la SEA 140 735 La Compagnie
    [Show full text]
  • Science-Based Target Setting Manual Version 4.1 | April 2020
    Science-Based Target Setting Manual Version 4.1 | April 2020 Table of contents Table of contents 2 Executive summary 3 Key findings 3 Context 3 About this report 4 Key issues in setting SBTs 5 Conclusions and recommendations 5 1. Introduction 7 2. Understand the business case for science-based targets 12 3. Science-based target setting methods 18 3.1 Available methods and their applicability to different sectors 18 3.2 Recommendations on choosing an SBT method 25 3.3 Pros and cons of different types of targets 25 4. Set a science-based target: key considerations for all emissions scopes 29 4.1 Cross-cutting considerations 29 5. Set a science-based target: scope 1 and 2 sources 33 5.1 General considerations 33 6. Set a science-based target: scope 3 sources 36 6.1 Conduct a scope 3 Inventory 37 6.2 Identify which scope 3 categories should be included in the target boundary 40 6.3 Determine whether to set a single target or multiple targets 42 6.4 Identify an appropriate type of target 44 7. Building internal support for science-based targets 47 7.1 Get all levels of the company on board 47 7.2 Address challenges and push-back 49 8. Communicating and tracking progress 51 8.1 Publicly communicating SBTs and performance progress 51 8.2 Recalculating targets 56 Key terms 57 List of abbreviations 59 References 60 Acknowledgments 63 About the partner organizations in the Science Based Targets initiative 64 Science-Based Target Setting Manual Version 4.1 -2- Executive summary Key findings ● Companies can play their part in combating climate change by setting greenhouse gas (GHG) emissions reduction targets that are aligned with reduction pathways for limiting global temperature rise to 1.5°C or well-below 2°C compared to pre-industrial temperatures.
    [Show full text]
  • Semantic Foundation of Diagrammatic Modelling Languages
    Universität Leipzig Fakultät für Mathematik und Informatik Institut für Informatik Johannisgasse 26 04103 Leipzig Semantic Foundation of Diagrammatic Modelling Languages Applying the Pictorial Turn to Conceptual Modelling Diplomarbeit im Studienfach Informatik vorgelegt von cand. inf. Alexander Heußner Leipzig, August 2007 betreuender Hochschullehrer: Prof. Dr. habil. Heinrich Herre Institut für Medizininformatik, Statistik und Epidemologie (I) Härtelstrasse 16–18 04107 Leipzig Abstract The following thesis investigates the applicability of the picto- rial turn to diagrammatic conceptual modelling languages. At its heart lies the question how the “semantic gap” between the for- mal semantics of diagrams and the meaning as intended by the modelling engineer can be bridged. To this end, a pragmatic ap- proach to the domain of diagrams will be followed, starting from pictures as the more general notion. The thesis consists of three parts: In part I, a basic model of cognition will be proposed that is based on the idea of conceptual spaces. Moreover, the most central no- tions of semiotics and semantics as required for the later inves- tigation and formalization of conceptual modelling will be intro- duced. This will allow for the formalization of pictures as semi- otic entities that have a strong cognitive foundation. Part II will try to approach diagrams with the help of a novel game-based F technique. A prototypical modelling attempt will reveal basic shortcomings regarding the underlying formal foundation. It will even become clear that these problems are common to all current conceptualizations of the diagram domain. To circumvent these difficulties, a simple axiomatic model will be proposed that allows to link the findings of part I on conceptual modelling and formal languages with the newly developed con- cept of «abstract logical diagrams».
    [Show full text]
  • SIMD Extensions
    SIMD Extensions PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 12 May 2012 17:14:46 UTC Contents Articles SIMD 1 MMX (instruction set) 6 3DNow! 8 Streaming SIMD Extensions 12 SSE2 16 SSE3 18 SSSE3 20 SSE4 22 SSE5 26 Advanced Vector Extensions 28 CVT16 instruction set 31 XOP instruction set 31 References Article Sources and Contributors 33 Image Sources, Licenses and Contributors 34 Article Licenses License 35 SIMD 1 SIMD Single instruction Multiple instruction Single data SISD MISD Multiple data SIMD MIMD Single instruction, multiple data (SIMD), is a class of parallel computers in Flynn's taxonomy. It describes computers with multiple processing elements that perform the same operation on multiple data simultaneously. Thus, such machines exploit data level parallelism. History The first use of SIMD instructions was in vector supercomputers of the early 1970s such as the CDC Star-100 and the Texas Instruments ASC, which could operate on a vector of data with a single instruction. Vector processing was especially popularized by Cray in the 1970s and 1980s. Vector-processing architectures are now considered separate from SIMD machines, based on the fact that vector machines processed the vectors one word at a time through pipelined processors (though still based on a single instruction), whereas modern SIMD machines process all elements of the vector simultaneously.[1] The first era of modern SIMD machines was characterized by massively parallel processing-style supercomputers such as the Thinking Machines CM-1 and CM-2. These machines had many limited-functionality processors that would work in parallel.
    [Show full text]
  • Computer Hardware
    Computer Hardware MJ Rutter mjr19@cam Michaelmas 2014 Typeset by FoilTEX c 2014 MJ Rutter Contents History 4 The CPU 10 instructions ....................................... ............................................. 17 pipelines .......................................... ........................................... 18 vectorcomputers.................................... .............................................. 36 performancemeasures . ............................................... 38 Memory 42 DRAM .................................................. .................................... 43 caches............................................. .......................................... 54 Memory Access Patterns in Practice 82 matrixmultiplication. ................................................. 82 matrixtransposition . ................................................107 Memory Management 118 virtualaddressing .................................. ...............................................119 pagingtodisk ....................................... ............................................128 memorysegments ..................................... ............................................137 Compilers & Optimisation 158 optimisation....................................... .............................................159 thepitfallsofF90 ................................... ..............................................183 I/O, Libraries, Disks & Fileservers 196 librariesandkernels . ................................................197
    [Show full text]
  • I TMS34010 I Development ~ I Board : User's Guide
    SPVU002A j ~ 1 r l I TMS34010 ~ I S £ ~ i Oltware i Development ~ I Board 0. 1 ~ :I User's Guide .., TEXAS INSTRUMENTS TMS34010 Software Developtnent Board User's Guide ~ TEXAS INSTRUMENTS IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current. In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of pat­ ents or copyrights of third parties by or arising from use of semiconduct9r devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, ma­ chine, or process in which such semiconductor devices might be or are used. WARNING This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits for computing devices persuant to Sub­ part J of Part 15 of FCC rules, which are designed to provide reasonable pro­ tection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications. In which case the user at this own expense will be required to take whatever measures may be required to correct the interference.
    [Show full text]
  • Coronavirus Control Plan: Revised Alert Levels in Wales (March 2021) Coronavirus Control Plan: Revised Alert Levels in Wales 2
    Coronavirus Control Plan: Revised Alert Levels in Wales (March 2021) Coronavirus Control Plan: Revised Alert Levels in Wales 2 Ministerial Foreword The coronavirus pandemic has turned all our lives upside down. Over the last 12 months, everyone in Wales has made sacrifices to help protect themselves and their families and help bring coronavirus under control. This is a cruel virus – far too many families have lost loved ones, and unfortunately, we know that many more people will fall seriously ill and sadly will die before the pandemic is over. But the way people and communities have pulled together across Wales, and followed the rules, has undoubtedly saved many more lives. We are now entering a critical phase in the pandemic. We can see light at the end of the tunnel as we approach the end of a long and hard second wave, thanks to the incredible efforts of scientists and researchers across the world to develop effective vaccines. Our amazing vaccination programme has made vaccines available to people in the most at-risk groups at incredible speed. But just as we are rolling out vaccination, we are facing a very different virus in Wales today. The highly-infectious variant, first identified in Kent, is now dominant in all parts of Wales. This means the protective behaviours we have all learned to adopt are even more important than ever – getting tested and isolating when we have symptoms; keeping our distance from others; not mixing indoors; avoiding crowds; washing our hands regularly and wearing face coverings in places we cannot avoid being in close proximity with each other.
    [Show full text]
  • Millennium G400/G400 MAX User Guide
    ENGLISH Millennium G400 • Millennium G400 MAX User Guide 10526-301-0510 1999.05.21 Contents Using this guide 3 Hardware installation 4 Software installation 7 Software setup 8 Accessing PowerDesk property sheets................................................................................................8 Monitor setup ......................................................................................................................................8 DualHead Multi-Display setup............................................................................................................9 More information ..............................................................................................................................11 Troubleshooting 12 Extra troubleshooting 18 Graphics ............................................................................................................................................18 Video .................................................................................................................................................23 DVD ..................................................................................................................................................24 TV output 26 Connection setup...............................................................................................................................26 SCART adapter .................................................................................................................................28 Software
    [Show full text]
  • Validated Products List, 1993 No. 2
    mmmmm NJST PUBLICATIONS NISTIR 5167 (Supersedes NISTIR 5103) Validated Products List 1993 No. 2 Programming Languages Database Language SQL Graphics GOSIP POSIX Judy B. Kailey Computer Security Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 April 1993 (Supersedes January 1993 issue) —QC 100 NIST . U56 #5167 1993 NISTIR 5167 (Supersedes NISTIR 5103) Validated Products List 1993 No. 2 Programming Languages Database Language SQL Graphics GOSIP POSIX Judy B. Kailey Computer Security Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 April 1993 (Supersedes January 1993 issue) U.S. DEPARTMENT OF COMMERCE Ronald H. Brown, Secretary NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY Raymond Kammer, Acting Director FOREWORD The Validated Products List is a collection of registers describing implementations of Federal Information Processing Standards (FIPS) that have been validated for conformance to FTPS. The Validated Products List also contains information about the organizations, test methods and procedures that support the validation programs for the FIPS identified in this document. The Validated Products List is updated quarterly. iii iv TABLE OF CONTENTS 1. INTRODUCTION 1 1.1 Purpose 1 1.2 Document Organization 2 1.2.1 Programming Languages 2 1.2.2 Database
    [Show full text]
  • Troubleshooting Guide Table of Contents -1- General Information
    Troubleshooting Guide This troubleshooting guide will provide you with information about Star Wars®: Episode I Battle for Naboo™. You will find solutions to problems that were encountered while running this program in the Windows 95, 98, 2000 and Millennium Edition (ME) Operating Systems. Table of Contents 1. General Information 2. General Troubleshooting 3. Installation 4. Performance 5. Video Issues 6. Sound Issues 7. CD-ROM Drive Issues 8. Controller Device Issues 9. DirectX Setup 10. How to Contact LucasArts 11. Web Sites -1- General Information DISCLAIMER This troubleshooting guide reflects LucasArts’ best efforts to account for and attempt to solve 6 problems that you may encounter while playing the Battle for Naboo computer video game. LucasArts makes no representation or warranty about the accuracy of the information provided in this troubleshooting guide, what may result or not result from following the suggestions contained in this troubleshooting guide or your success in solving the problems that are causing you to consult this troubleshooting guide. Your decision to follow the suggestions contained in this troubleshooting guide is entirely at your own risk and subject to the specific terms and legal disclaimers stated below and set forth in the Software License and Limited Warranty to which you previously agreed to be bound. This troubleshooting guide also contains reference to third parties and/or third party web sites. The third party web sites are not under the control of LucasArts and LucasArts is not responsible for the contents of any third party web site referenced in this troubleshooting guide or in any other materials provided by LucasArts with the Battle for Naboo computer video game, including without limitation any link contained in a third party web site, or any changes or updates to a third party web site.
    [Show full text]
  • Silicon Graphics Zx10™ VE Visual Workstation
    Datasheet Silicon Graphics Zx10™ VE Visual Workstation The Silicon Graphics Zx10 VE visual workstation Features Benefits is a deskside or rack-mount workstation featuring SGI™Wahoo Technology with Streaming The system architecture is engineered to Wahoo Technology™, which delivers unparalleled Multiport Architecture™ provide the highest possible graphics system throughput and I/O bandwidth using performance and memory bandwidth using industry-standard components. It industry-standard components. Powered by the provides up to 5GB-per-second system latest single or dual Intel® Pentium® III processors, bandwidth and fully utilizes processors, the system is equipped with a robust 450 W graphics, memory, and I/O subsystems. power supply and supports an unprecedented This results in faster throughput, fewer 365GB of internal storage. Designed to support delays, and greater productivity. the latest Wildcat™ 4210 3D graphics from 3Dlabs, Industry-leading graphics subsystems: Customers can select the best graphics Silicon Graphics Zx10 VE offers the highest 3Dlabs Wildcat 4210, Wildcat 5110, or option for their applications. 3Dlabs performance available in an Intel architecture– Matrox Millennium G450 Wildcat 4210 and 5110 graphics cards combine a rich feature set designed for based workstation today. It delivers unparalleled high-end professional 3D graphics work- graphics performance, system bandwidth, and flows with the highest levels of real-time internal storage for demanding technical and on-screen performance for an Intel archi- creative applications such as virtual sets, real- tecture. The cards feature support for time motion capture, visual simulation, mechanical dual displays and large dedicated frame buffers and texture memory. Matrox CAD, and 3D animation for film and broadcast.
    [Show full text]
  • System for Electrochemical Analysis and Visualization
    An Object Orïented Infrastructure for the Development of a Computer Modeling System for Electrochemical Analysis and Visualization by Eric Marcuzzi A Thesis Submitted to the Faculty of Graduate Studies and Research through the School of Computer Science in Partial Fulfillment of the Requirernents for the Degree of Master of Science at the Univers@ of Windsor Windsor, Ontario, Canada 1997 National Library Bibliothèque nationale du Canada Acquisitions and Acquisitions et Bibliographie Services senrices bibliographiques 395 WelliStreet 395. rue Wellmgton OttayiliaON K1A ON4 OttawON K1AW carlada canada The author has granted a non- L'auteur a accordé une licence non exclusive licence allowing the exclusive permettant à la National Library of Canada to Bibliothèque nationale du Canada de reproduce, loaq distriiute or sell reproduire, prêter, distncbuer ou copies of this thesis in microfonn, vendre des copies de cette thèse sous paper or electronic formats. la forme de microfiche/nlm, de reproduction sur papier ou sur format électronique. The author retains ownership of the L'auteur conserve la propriété du copyright in this thesis. Neither the droit d'auteur qui protège cette thèse. thesis nor subsîantial extracts fiom it Ni la thèse ni des extraits substantiels may be printed or otherwise de celle-ci ne doivent être imprimés reproduced without the author's ou autrement reproduits sans son permission. autorisation. O Eric Marcuzzi 1997 ABSTRACT In this thesis a partial system design and implementation for a computer modelhg system, the VPMS (Vimial Proto-ping, Modelling and Simulation) system. which supports exteiisibility, reusability, distributivity and openness, is presented. This system identifies and cornpartmentahes modelling system functionaliry, such as numerical modelling and scientific visualization.
    [Show full text]