DOCSLIB.ORG

MB86291A/291AS <SCARLET>

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
MB86291A/291AS <SCARLET> MB86291A/291AS <SCARLET> Graphics Controller Specifications Revision 1.1 Apr 2004 Copyright © FUJITSU LIMITED 2003 ALL RIGHTS RESERVED ii <Notes> • The specifications in this manual are subject to change without notice. Contact our Sales Department before purchasing the product described in this manual. • Information and circuit diagrams in this manual are only examples of device applications, they are not intended to be used in actual equipment. Also, Fujitsu accepts no responsibility for infringement of patents or other rights owned by third parties caused by use of the information and circuit diagrams. • The contents of this manual must not be reprinted or duplicated without permission of Fujitsu. • Fujitsu’s semiconductor devices are intended for standard uses (such as office equipment (computers and OA equipment), industrial/communications/measuring equipment, and personal/home equipment). Customers using semiconductor devices for special applications (including aerospace, nuclear, military and medical applications) in which a failure or malfunction might endanger life or limb and which require extremely high reliability must contact our Sales Department first. If damage is caused by such use of our semiconductor devices without first consulting our Sales Department, Fujitsu will not assume any responsibility for the loss. • Semiconductor devices fail with a known probability. Customers must use safety design (such as redundant design, fireproof design, over-current prevention design, and malfunction prevention design) so that failures will not cause accidents, injury or death). • If the products described in this manual fall within the goods or technologies regulated by the Foreign Exchange and Foreign Trade Law, permission must be obtained before exporting the goods or technologies. ！ CAUTION Burns There is a danger of burns because the IC surface is heated depending on the IC operating conditions. In this case, take safety measures. Update history Date Version Page count Change 2003.10.27 1.0 178 First release (Refer Differential file “mb86291vsmb86291a”) 2004.4.19 1.1 183 Refer Differential file “Rev10vsRev11” CONTENTS 1. Overview 1 1.1 Introduction...................................................................................................................................... 1 1.2 System Configuration ..................................................................................................................... 2 1.3 Outline ............................................................................................................................................ 2 1.3 Outline ............................................................................................................................................ 3 1.4 Block Diagram ................................................................................................................................ 4 1.5 Functional Overview....................................................................................................................... 5 1.5.1 System Configuration............................................................................................................... 5 1.5.2 Display Controller..................................................................................................................... 5 1.5.3 Frame Control .......................................................................................................................... 6 1.5.4 Video Capture .......................................................................................................................... 6 1.5.5 Geometry Processing............................................................................................................... 6 1.5.6 2D Drawing............................................................................................................................... 7 1.5.7 3D Drawing............................................................................................................................... 8 1.5.8 Special Effects.......................................................................................................................... 9 1.5.9 Display List............................................................................................................................. 10 2. Signal Pins 11 2.1 Signals.......................................................................................................................................... 11 2.1.1 Signals.................................................................................................................................... 11 2.2 Pin Assignment............................................................................................................................. 12 2.2.1 Pin Assignment Diagram........................................................................................................ 12 2.2.2 Pin Assignment Table............................................................................................................. 13 2.2.3 Pin Treatment Table ................................................................................................................ 15 2.3 Signal Descriptions....................................................................................................................... 17 2.3.1 Host CPU Interface ................................................................................................................ 17 2.3.2 Video output Interface ............................................................................................................ 18 2.3.3 Video capture Interface .......................................................................................................... 20 2.3.4 Clock Input ............................................................................................................................. 20 3. Procedure of the hardware initialization 22 4. Host Interface 23 4.1 Operation Mode............................................................................................................................ 23 4.1.1 Host CPU Mode ..................................................................................................................... 23 4.1.2 Ready Signal Mode................................................................................................................ 23 4.1.3 Endian .................................................................................................................................... 23 4.2 Access Mode ................................................................................................................................ 24 4.2.1 SRAM Interface...................................................................................................................... 24 4.2.2 FIFO Interface ........................................................................................................................ 24 4.3 DMA Transfer................................................................................................................................ 25 4.3.1 Data Transfer Unit .................................................................................................................. 25 4.3.2 Address Mode ........................................................................................................................ 25 4.3.3 Bus Mode ............................................................................................................................... 25 4.3.4 DMA Transfer Request........................................................................................................... 26 4.3.5 Ending DMA Transfer ............................................................................................................. 26 4.4 Interrupt Request.......................................................................................................................... 27 4.5 Transfer of Local Display List ....................................................................................................... 28 4.6 Memory Map................................................................................................................................. 29 5. Graphics Memory 30 5.1 Configuration ................................................................................................................................ 30 5.1.1 Data Type ............................................................................................................................... 30 5.1.2 Memory mapping ................................................................................................................... 31 5.1.3 Memory Data Format ............................................................................................................. 31 5.2 Frame Management ..................................................................................................................... 33 5.2.1 Single Buffer........................................................................................................................... 33 5.2.2 Double Buffer ......................................................................................................................... 33 5.3 Memory Access ............................................................................................................................ 34 5.3.1 Memory Access by Host CPU................................................................................................34
Load more

Recommended publications
  • Openscenegraph 3.0 Beginner's Guide
    OpenSceneGraph 3.0 Beginner's Guide Create high-performance virtual reality applications with OpenSceneGraph, one of the best 3D graphics engines Rui Wang Xuelei Qian BIRMINGHAM - MUMBAI OpenSceneGraph 3.0 Beginner's Guide Copyright © 2010 Packt Publishing All rights reserved. No part of this book may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, without the prior written permission of the publisher, except in the case of brief quotations embedded in critical articles or reviews. Every effort has been made in the preparation of this book to ensure the accuracy of the information presented. However, the information contained in this book is sold without warranty, either express or implied. Neither the authors, nor Packt Publishing and its dealers and distributors will be held liable for any damages caused or alleged to be caused directly or indirectly by this book. Packt Publishing has endeavored to provide trademark information about all of the companies and products mentioned in this book by the appropriate use of capitals. However, Packt Publishing cannot guarantee the accuracy of this information. First published: December 2010 Production Reference: 1081210 Published by Packt Publishing Ltd. 32 Lincoln Road Olton Birmingham, B27 6PA, UK. ISBN 978-1-849512-82-4 www.packtpub.com Cover Image by Ed Maclean ([email protected]) Credits Authors Editorial Team Leader Rui Wang Akshara Aware Xuelei Qian Project Team Leader Reviewers Lata Basantani Jean-Sébastien Guay Project Coordinator Cedric Pinson
    [Show full text]
  • Finally There Are Output Variables, Defining Data Being Passed Onto the Next Stages
    Projekt Resumé I 2016 udgav The Khronos Group Vulkan APIen, med det formål at øge hastigheden på grafikapplikationer, der er CPU-begrænsede. En grafikapplikation er CPU-begrænset, som er når GPUen udfører instrukser hurtigere end CPUen kan sende dem til GPUen. I mod- sætning til tidligere grafik-APIer, så har Vulkan et lavere abstraktionsniveau, og ifølge vores tidligere forskning gør dette APIen svær at anvende. Vi præsenterer PapaGo APIen, der forsøger at øge Vulkans abstraktionsniveau, mens den anvender førnævnte API som sin backend. Vores mål er at skabe en API, hvis abstrak- tionsniveau ligner OpenGLs. Samtidig ønsker vi dog at bibeholde Vulkans statelessness, dens eksplicitte kontrol af GPU-ressourcer samt dens GPU command buffers. Sidstnævnte anvendes til at sende kommandoer til GPUen, og de er centrale i at øge hastigheden af CPU-kode, da de kan genbruges over flere frames og kan optages til i parallel. Vi evaluerer PapaGo’s brugbarhed, hvormed vi introducerer en ny opgavebaseret API- evalueringsmetode baseret på en forgrening af Discount Evaluation. Vores evaluering viser, at vores deltagere, der er mere vante til at programmere med OpenGL eller lignende, hurtigt indpassede sig med vores API. Vi oplevede også at vores deltagere var hurtige til at udføre opgaverne givet til dem. Et performance benchmark blev også udført på PapaGo ved brug af en testapplika- tion. Testapplikationen blev kørt på to forskellige systemer, hvor den første indeholder en AMD Sapphire Radeon R9 280 GPU, imens den anden har en mere kraftfuld NVIDIA GeForce GTX 1060 GPU. I det CPU-begrænsede tilfælde af testen, blev hastigheden af ap- plikationen øget på begge systemer når kommandoer optages i parallel.
    [Show full text]
  • Graphics Controllers & Development Tools GRAPHICS SOLUTIONS PRODUCT OVERVIEW GRAPHICS SOLUTIONS
    PRODUCT OVERVIEW GRAPHICS SOLUTIONS Graphics Controllers & Development Tools GRAPHICS SOLUTIONS PRODUCT OVERVIEW GRAPHICS SOLUTIONS Copyright © 2008 Fujitsu Limited Tokyo, Japan and Fujitsu Microelectronics Europe This brochure contains references to various Fujitsu Graphics Controller products GmbH. All Rights Reserved. under their original development code names. Fujitsu does not lay any claim to the unique future use of these code names. The information contained in this document has been carefully checked and is believed to be entirely reliable. However Fujitsu and its subsidiaries assume no Designed and produced in the UK. Printed on environmentally friendly paper. responsibility for inaccuracies. The information contained in this document does not convey any licence under the copyrights, patent rights or trademarks claimed and owned by Fujitsu. Fujitsu Limited and its subsidiaries reserve the right to change products or ARM is a registered trademark of ARM Limited in UK, USA and Taiwan. specifications without notice. ARM is a trademark of ARM Limited in Japan and Korea. ARM Powered logo is a registered trademark of ARM Limited in Japan, UK, USA, and Taiwan. No part of this publication may be copied or reproduced in any form or by any means ARM Powered logo is a trademark of ARM Limited in Korea. or transferred to any third party without the prior consent of Fujitsu. ARM926EJ-S and ETM9 are trademarks of ARM Limited. CONTENTS Introduction to Graphics Controllers 2 Introduction to Business Unit Graphics Solutions 3 MB86290A ‘Cremson’
    [Show full text]
  • GXTEVREG Cgaealoha Sri U N-O
    USOO7034828B1 (12) United States Patent (10) Patent No.: US 7,034.8289 9 B1 Drebin et al. (45) Date of Patent: Apr. 25, 2006 (54) RECIRCULATING SHADE TREE BLENDER 4,601,055 A 7/1986 Kent FOR A GRAPHCS SYSTEM (Continued) (75) Inventors: Robert A. Drebin, Palo Alto, CA (US); FOREIGN PATENT DOCUMENTS Timothy J. Van Hook, Atherton, CA (US); Patrick Y. Law, Milpitas, CA CA 2070934 12/1993 (US); Mark M. Leather, Saratoga, CA CA 2147846 3, 1995 (US); Matthew Komsthoeft, Santa E. o: A2 3. 2. Clara, CA (US) EP O 837 429. A 4, 1998 EP 1 O74945 2, 2001 (73) Assignee: Nintendo Co., Ltd., Kyoto (JP) EP 1 O75 146 2, 2001 EP 1 081 649 3, 2001 (*) Notice: Subject to any disclaimer, the term of this JP 9-330230 12/1997 patent is extended or adjusted under 35 JP 1105.358O 2, 1999 U.S.C. 154(b) by 271 days. (Continued) (21) Appl. No.: 09/722,367 OTHER PUBLICATIONS (22) Filed: Nov. 28, 2000 Photograph of Sony PlayStation II System. Related U.S. Application Data Photograph of Sega Dreamcast System. (60) Provisional application No. 60/226,888, filed on Aug. 23, Photograph of Nintendo 64 System. 2000. Whitepaper: 3D Graphics Demystified, Nov. 11, 1999 (51) Int. Cl www.nvidia.com. Whitepaper: “Z& G Buffering, Interpolation and More G06T IS/60 (2006.01) W Buffering”. Doug Rogers, Jan. 31, 2000, www.nvidia. CO. (52) U.S. Cl. ....................... 345/426; 34.5/506; 34.5/582: 345/589; 34.5/519; 345/552 (Continued) (58) Field of Classification Search ................
    [Show full text]
  • Grafična Procesna Enota Kot Procesor Za Splošne Namene
    UNIVERZA V LJUBLJANI FAKULTETA ZA RAČUNALNIŠTVO IN INFORMATIKO Gašper Forjanič Grafična procesna enota kot procesor za splošne namene DIPLOMSKO DELO NA VISOKOŠOLSKEM STROKOVNEM ŠTUDIJU Mentor: doc. dr. Janez Demšar Ljubljana, 2010 Namesto te strani vstavite original izdane teme diplomskega dela s podpisom mentorja in dekana ter ţigom fakultete, ki ga diplomant dvigne v študentskem referatu, preden odda izdelek v vezavo! I Z J A V A O A V T O R S T V U diplomskega dela Spodaj podpisani/-a Gašper Forjanič , z vpisno številko 63040031 , sem avtor/-ica diplomskega dela z naslovom: Grafična procesna enota kot procesor za splošne namene S svojim podpisom zagotavljam, da: sem diplomsko delo izdelal/-a samostojno pod mentorstvom (naziv, ime in priimek) doc. dr. Janeza Demšarja in somentorstvom (naziv, ime in priimek) so elektronska oblika diplomskega dela, naslov (slov., angl.), povzetek (slov., angl.) ter ključne besede (slov., angl.) identični s tiskano obliko diplomskega dela soglašam z javno objavo elektronske oblike diplomskega dela v zbirki »Dela FRI«. V Ljubljani, dne 16.04.2010 Podpis avtorja/-ice:g g Zahvala Zahvaljujem se doc. dr. Janezu Demšarju za mentorstvo in pomoč pri izdelavi diplomskega dela, ter kolegu Marku Dolencu za strokovne nasvete. Posebna zahvala gre tudi družini, ki mi je vse to omogočila in mi čez celoten študij stala ob strani. Kazalo Povzetek ......................................................................................................................................................... 1 Abstract .........................................................................................................................................................
    [Show full text]
  • Customising Graphics Applications: Techniques and Programming Interface
    Reprint from Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, IEEE Computer Society Press, 2000. Customising Graphics Applications: Techniques and Programming Interface Henry Styles and Wayne Luk Department of Computing, Imperial College 180 Queen’s Gate, London SW7 2BZ, England Abstract dealing with customised processing or non-standard image formats. This paper identifies opportunities for customising ar- This paper presents a new approach to meet the chitectures for graphics applications, such as infrared sim- challenges of real-time image generation. The key ulation and geometric visualisation. We have studied ideas are to: methods for exploiting custom data formats and datap- ¯ identify opportunities and techniques for cus- ath widths, and for optimising graphics operations such tomising architectures for graphics applications; as texture mapping and hidden-surface removal. Tech- ¯ prototype the customised architectures using niques for balancing the graphics pipeline and for run- hardware compilation and FPGAs; time reconfiguration have been implemented. The cus- ¯ develop an API (application programming inter- tomised architectures are captured in Handel-C, a C- face) based on the OpenGL standard for auto- like language supporting parallelism and flexible data matic speedup of graphics applications. size, and compiled for Xilinx 4000 and Virtex FPGAs. We have also developed an application programming in- Two applications involving infrared simulation and terface based on the OpenGL standard for automatic geometric visualisation will be used to illustrate our speedup of graphics applications, including the Quake 2 approach. Table 1 shows the average results we action game. have achieved, comparing software on a 400 MHz Pentium-II PC, software on this PC accelerated by an FPGA, and ASIC or a high-end workstation.
    [Show full text]
  • Righteous 3D® II User's Manual
    Righteous 3D II User's Manual 2 1998 Orchid Technology. This manual is copyrighted. All rights reserved. This document may not, in whole or part, be copied, reproduced, reduced or translated by any means, either mechanical or electronic, without prior consent in writing from Orchid Technology. Righteous 3D II is a registered trademark of Orchid Technology. All other products mentioned in this manual are trademarks of their respective manufac- turers. Orchid Technology 45365 Northport Loop West Fremont, CA 94538-6417 P/N: 06-00334-02 Righteous 3D II User's Manual Table of Contents Introduction 4 About This Manual 5 Before You Begin 6 Section 1 - Hardware Installation 7 Installing Righteous 3D II 7 Connecting two Righteous 3D II's 8 Righteous 3D II Diagram 9 Section 2 - Software Installation/Configuration 11 Software Installation Overview 11 Windows 95 11 Driver Installation 11 Software Installation 12 Windows 95 14 Configuring Your Righteous 3D II 14 Section 3 - Technical Information 19 Technical Information Overview 19 Troubleshooting Righteous 3D II 19 Support and Information Services 22 Technical Support 22 Appendix A - Technical Specifications 25 Technical Specifications 25 Connector Pin-Out Specifications 26 SLI Connector Pin-Outs 27 Righteous 3D II User's Manual 1 Appendix B - Direct3D 29 Direct3D Overview 29 3D Graphics Glossary 31 Software Licensing Agreement 33 FCC Notice 35 Index 36 2 Righteous 3D II User's Manual List of Figures Figure 1.1: PCI Slots 7 Figure 1.2: Righteous 3D II Cable Connections 8 Figure 1.3: Righteous 3D
    [Show full text]
  • Suitability of Tile-Based Rendering for Low-Power 3D Graphics Accelerators
    Suitability of Tile-Based Rendering for Low-Power 3D Graphics Accelerators Suitability of Tile-Based Rendering for Low-Power 3D Graphics Accelerators PROEFSCHRIFT ter verkrijging van de graad van doctor aan de Technische Universiteit Delft, op gezag van de Rector Magnificus prof.dr.ir. J.T. Fokkema, voorzitter van het College voor Promoties, in het openbaar te verdedigen op maandag 29 oktober 2007 om 12:30 uur door Iosif ANTOCHI inginer Universitatea Politehnica Bucures¸ti geboren te Boekarest, Roemenie Dit proefschrift is goedgekeurd door de promotoren: Prof.dr. S. Vassiliadis† Prof.dr. K.G.W. Goossens Samenstelling promotiecommissie: Rector Magnificus, voorzitter Technische Universiteit Delft Prof. dr. S. Vassiliadis†, promotor Technische Universiteit Delft Prof. dr. K.G.W. Goossens, promotor Technische Universiteit Delft Dr. B.H.H. Juurlink Technische Universiteit Delft Prof. dr. L.K. Nanver Technische Universiteit Delft Prof. dr. H.A.G. Wijshoff Universiteit Leiden Prof. dr. J. Takala Tampere University of Technology Dr. A. Pimentel Universiteit van Amsterdam Dr. K. Pulli Nokia Research Center, Palo Alto Dr. B.H.H. Juurlink heeft als begeleider in belangrijke mate aan de totstand- koming van het proefschrift bijgedragen. ISBN: 978-90-807957-6-1 Keywords: 3D Graphics Accelerators, Tile-based Rendering, Low-Power Graphics Architectures Copyright c 2007 I. Antochi All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without permission of the author. Printed in the Netherlands This dissertation is dedicated to Claudia and my family, for all their understanding and support over the years.
    [Show full text]
  • Hardware Efficient PDE Solvers in Quantized Image Processing
    Hardware Efficient PDE Solvers in Quantized Image Processing Vom Fachbereich Mathematik der Universitat¨ Duisburg-Essen (Campus Duisburg) zur Erlangung des akademischen Grades eines Doktors der Naturwissenschaften genehmigte Dissertation von Robert Strzodka aus Tarnowitz Referent: Prof. Dr. Martin Rumpf Korreferent: Prof. Dr. Thomas Ertl Datum der Einreichung: 30 Sep 2004 Tag der mundlichen¨ Prufung:¨ 20 Dez 2004 ii Contents Abstract v 1 Introduction 1 1.1 Motivation . 2 1.2 Thesis Guide . 5 1.3 Summary . 8 Acknowledgments . 11 2 PDE Solvers in Quantized Image Processing 13 2.1 Continuous PDE Based Image Processing . 15 2.2 Discretization - Quantization . 24 2.3 Anisotropic Diffusion . 43 2.4 Level-Set Segmentation . 55 2.5 Gradient Flow Registration . 59 2.6 Data-Flow . 63 2.7 Conclusions . 67 3 Data Processing 69 3.1 Data Access . 71 3.2 Computation . 84 3.3 Hardware Architectures . 97 3.4 Conclusions . 105 4 Hardware Efficient Implementations 107 4.1 Graphics Hardware . 110 4.2 Reconfigurable Logic . 156 4.3 Reconfigurable Computing . 165 4.4 Comparison of Architectures . 180 Bibliography 187 Acronyms 201 Index 205 iii iv Abstract Performance and accuracy of scientific computations are competing aspects. A close interplay between the design of computational schemes and their implementation can improve both aspects by making better use of the available resources. The thesis describes the design of robust schemes under strong quantization and their hardware efficient implementation on data- stream-based architectures for PDE based image processing. The strong quantization improves execution time, but renders traditional error estimates use- less. The precision of the number formats is too small to control the quantitative error in iterative schemes.
    [Show full text]
  • Accélération Matérielle Pour Le Rendu De Scènes Multimédia Vidéo Et 3D Christophe Cunat
    Accélération matérielle pour le rendu de scènes multimédia vidéo et 3D Christophe Cunat To cite this version: Christophe Cunat. Accélération matérielle pour le rendu de scènes multimédia vidéo et 3D. Micro et nanotechnologies/Microélectronique. Télécom ParisTech, 2004. Français. <tel-00077593> HAL Id: tel-00077593 https://pastel.archives-ouvertes.fr/tel-00077593 Submitted on 31 May 2006 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. Th`ese pr´esent´ee pour obtenir le grade de docteur de l’Ecole´ Nationale Sup´erieure des T´el´ecommunications Sp´ecialit´e: Electronique´ et Communications Christophe Cunat Acc´el´eration mat´erielle pour le rendu de sc`enes multim´edia vid´eo et 3D Soutenue le 8 octobre 2004 devant le jury compos´ede MM. Jean-Didier Legat : Pr´esident Emmanuel Boutillon : Rapporteur Habib Mehrez : Franck Mamalet : Examinateur Jean Gobert : Directeur de th`ese Yves Mathieu : Remerciements Je tiens tout d’abord `aremercier les diff´erentes personnalit´es qui m’ont fait l’hon- neur de participer `amon jury de th`ese : M. Jean-Didier Legat qui m’a ´egalement fait la faveur de pr´esider ce jury, MM.
    [Show full text]
  • Graphics-Slides.Pdf
    Understanding the Linux Graphics Stack Understanding the Linux Graphics Stack © Copyright 2004-2021, Bootlin. Creative Commons BY-SA 3.0 license. Latest update: October 5, 2021. Document updates and sources: https://bootlin.com/doc/training/graphics Corrections, suggestions, contributions and translations are welcome! embedded Linux and kernel engineering Send them to [email protected] - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 1/206 Rights to copy © Copyright 2004-2021, Bootlin License: Creative Commons Attribution - Share Alike 3.0 https://creativecommons.org/licenses/by-sa/3.0/legalcode You are free: I to copy, distribute, display, and perform the work I to make derivative works I to make commercial use of the work Under the following conditions: I Attribution. You must give the original author credit. I Share Alike. If you alter, transform, or build upon this work, you may distribute the resulting work only under a license identical to this one. I For any reuse or distribution, you must make clear to others the license terms of this work. I Any of these conditions can be waived if you get permission from the copyright holder. Your fair use and other rights are in no way affected by the above. Document sources: https://github.com/bootlin/training-materials/ - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 2/206 Hyperlinks in the document There are many hyperlinks in the document I Regular hyperlinks: https://kernel.org/ I Kernel documentation links: dev-tools/kasan I Links to kernel source files and directories: drivers/input/ include/linux/fb.h I Links to the declarations, definitions and instances of kernel symbols (functions, types, data, structures): platform_get_irq() GFP_KERNEL struct file_operations - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 3/206 Company at a glance I Engineering company created in 2004, named ”Free Electrons” until Feb.
    [Show full text]
  • AMD Graphics Core Next (GCN) Architecture
    White Paper | AMD GRAPHICS CORES NEXT (GCN) ARCHITECTURE Table of Contents INTRODUCTION 2 COMPUTE UNIT OVERVIEW 3 CU FRONT-END 5 SCALAR EXECUTION AND CONTROL FLOW 5 VECTOR EXECUTION 6 VECTOR REGISTERS 6 VECTOR ALUS 7 LOCAL DATA SHARE AND ATOMICS 7 EXPORT 8 VECTOR MEMORY 8 L2 CACHE, COHERENCY AND MEMORY 10 PROGRAMMING MODEL 11 SYSTEM ARCHITECTURE 11 GRAPHICS ARCHITECTURE 12 PROGRAMMABLE VIDEO PROCESSING 16 RELIABLE COMPUTING 16 CONCLUSION 17 June, 2012 INTRODUCTION Over the last 15 years, graphics processors have continually evolved and are on the cusp of becoming an integral part of the computing landscape. The first designs employed special purpose hardware with little flexibility. Later designs introduced limited programmability through shader programs, and eventually became highly programmable throughput computing devices that still maintained many graphics-specific capabilities. Figure 1: GPU Evolution The performance and efficiency potential of GPUs is incredible. Games provide visual quality comparable to leading films, and early adopters in the scientific community have seen an order of magnitude improvement in performance, with high-end GPUs capable of exceeding 4 TFLOPS (Floating point Operations per Second). The power efficiency is remarkable as well; for example, the AMD Radeon™ HD 7770M GPU achieves over 1 TFLOPS with a maximum power draw of 45W. Key industry standards, such as OpenCL™, DirectCompute and C++ AMP recently have made GPUs accessible to programmers. The challenge going forward is creating seamless heterogeneous computing solutions for mainstream applications. This entails enhancing performance and power efficiency, but also programmability and flexibility. Mainstream applications demand industry standards that are adapted to the modern ecosystem with both CPUs and GPUs and a wide range of form factors from tablets to supercomputers.
    [Show full text]