Automatic SIMD Vectorization of Fast Fourier Transforms for the Larrabee and AVX Instruction Sets
Total Page:16
File Type:pdf, Size:1020Kb
Load more
Recommended publications
-
CS 110 Discussion 15 Programming with SIMD Intrinsics
CS 110 Discussion 15 Programming with SIMD Intrinsics Yanjie Song School of Information Science and Technology May 7, 2020 Yanjie Song (S.I.S.T.) CS 110 Discussion 15 2020.05.07 1 / 21 Table of Contents 1 Introduction on Intrinsics 2 Compiler and SIMD Intrinsics 3 Intel(R) SDE 4 Application: Horizontal sum in vector Yanjie Song (S.I.S.T.) CS 110 Discussion 15 2020.05.07 2 / 21 Table of Contents 1 Introduction on Intrinsics 2 Compiler and SIMD Intrinsics 3 Intel(R) SDE 4 Application: Horizontal sum in vector Yanjie Song (S.I.S.T.) CS 110 Discussion 15 2020.05.07 3 / 21 Introduction on Intrinsics Definition In computer software, in compiler theory, an intrinsic function (or builtin function) is a function (subroutine) available for use in a given programming language whose implementation is handled specially by the compiler. Yanjie Song (S.I.S.T.) CS 110 Discussion 15 2020.05.07 4 / 21 Intrinsics in C/C++ Compilers for C and C++, of Microsoft, Intel, and the GNU Compiler Collection (GCC) implement intrinsics that map directly to the x86 single instruction, multiple data (SIMD) instructions (MMX, Streaming SIMD Extensions (SSE), SSE2, SSE3, SSSE3, SSE4). Yanjie Song (S.I.S.T.) CS 110 Discussion 15 2020.05.07 5 / 21 x86 SIMD instruction set extensions MMX (1996, 64 bits) 3DNow! (1998) Streaming SIMD Extensions (SSE, 1999, 128 bits) SSE2 (2001) SSE3 (2004) SSSE3 (2006) SSE4 (2006) Advanced Vector eXtensions (AVX, 2008, 256 bits) AVX2 (2013) F16C (2009) XOP (2009) FMA FMA4 (2011) FMA3 (2012) AVX-512 (2015, 512 bits) Yanjie Song (S.I.S.T.) CS 110 Discussion 15 2020.05.07 6 / 21 SIMD extensions in other ISAs There are SIMD instructions for other ISAs as well, e.g. -
PGI Compilers
USER'S GUIDE FOR X86-64 CPUS Version 2019 TABLE OF CONTENTS Preface............................................................................................................ xii Audience Description......................................................................................... xii Compatibility and Conformance to Standards............................................................xii Organization................................................................................................... xiii Hardware and Software Constraints.......................................................................xiv Conventions.................................................................................................... xiv Terms............................................................................................................ xv Related Publications.........................................................................................xvii Chapter 1. Getting Started.....................................................................................1 1.1. Overview................................................................................................... 1 1.2. Creating an Example..................................................................................... 2 1.3. Invoking the Command-level PGI Compilers......................................................... 2 1.3.1. Command-line Syntax...............................................................................2 1.3.2. Command-line Options............................................................................ -
Intel Hardware Intrinsics in .NET Core
Han Lee, Intel Corporation [email protected] Notices and Disclaimers No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps. Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer. The products and services described may contain defects or errors known as errata which may cause deviations from published specifications. Current characterized errata are available on request. No product or component can be absolutely secure. Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548- 4725 or by visiting www.intel.com/design/literature.htm. Intel, the Intel logo, and other Intel product and solution names in this presentation are trademarks of Intel *Other names and brands may be claimed as the property of others © Intel Corporation. 2 What Do These Have in Common? Domain Example Image processing Color extraction High performance computing (HPC) Matrix multiplication Data processing Hamming code Text processing UTF-8 conversion Data structures Bit array Machine learning Classification For performance sensitive code, consider using Intel® hardware intrinsics 3 Objectives . -
Optimizing Subroutines in Assembly Language an Optimization Guide for X86 Platforms
2. Optimizing subroutines in assembly language An optimization guide for x86 platforms By Agner Fog. Copenhagen University College of Engineering. Copyright © 1996 - 2012. Last updated 2012-02-29. Contents 1 Introduction ....................................................................................................................... 4 1.1 Reasons for using assembly code .............................................................................. 5 1.2 Reasons for not using assembly code ........................................................................ 5 1.3 Microprocessors covered by this manual .................................................................... 6 1.4 Operating systems covered by this manual................................................................. 7 2 Before you start................................................................................................................. 7 2.1 Things to decide before you start programming .......................................................... 7 2.2 Make a test strategy.................................................................................................... 9 2.3 Common coding pitfalls............................................................................................. 10 3 The basics of assembly coding........................................................................................ 12 3.1 Assemblers available ................................................................................................ 12 3.2 Register set -
Micro Focus Visual COBOL 6.0 for Visual Studio
Micro Focus Visual COBOL 6.0 for Visual Studio Release Notes Micro Focus The Lawn 22-30 Old Bath Road Newbury, Berkshire RG14 1QN UK http://www.microfocus.com © Copyright 2020 Micro Focus or one of its affiliates. MICRO FOCUS, the Micro Focus logo and Visual COBOL are trademarks or registered trademarks of Micro Focus or one of its affiliates. All other marks are the property of their respective owners. 2020-06-16 ii Contents Micro Focus Visual COBOL 6.0 for Visual Studio Release Notes ..................5 What's New ......................................................................................................... 6 .NET Core ........................................................................................................................... 6 COBOL Application Console Size .......................................................................................6 COBOL Language Enhancements ......................................................................................6 Code Analysis ..................................................................................................................... 7 Code Analyzer Refactoring ................................................................................................. 7 Compiler Directives ............................................................................................................. 7 Containers ...........................................................................................................................8 Database Access - DB2 ECM ............................................................................................ -
Research Collection
Research Collection Doctoral Thesis Building Abstractions for Staged DSLs in Performance-Oriented Program Generators Author(s): Stojanov, Alen Publication Date: 2019-05 Permanent Link: https://doi.org/10.3929/ethz-b-000372536 Rights / License: In Copyright - Non-Commercial Use Permitted This page was generated automatically upon download from the ETH Zurich Research Collection. For more information please consult the Terms of use. ETH Library alen stojanov BUILDINGABSTRACTIONSFORSTAGEDDSLSIN PERFORMANCE-ORIENTEDPROGRAMGENERATORS diss. eth no. 26058 BUILDINGABSTRACTIONSFORSTAGEDDSLS INPERFORMANCE-ORIENTEDPROGRAM GENERATORS A dissertation submitted to attain the degree of doctor of sciences of eth zurich (Dr. sc. ETH Zurich) presented by alen stojanov Dipl., Eidgenössisches Polytechnikum born on 1 September 1987 citizen of North Macedonia and Bulgaria accepted on the recommendation of Prof. Dr. Markus Püschel, examiner Prof. Dr. Tiark Rompf, co-examiner Prof. Dr. Zhendong Su, co-examiner 2019 Alen Stojanov: Building Abstractions for Staged DSLs in Performance-Oriented Program Generators, © 2019 To Gordana, my mother. To this very day, you would still say: “Ajde Alen, xto qekax?” I will forever remember your words. These simple words, that hold the meaning of: “Come on, Alen, what are you waiting for?”, have been the driving force throughout this journey. Well mom, I won’t be waiting anymore. Abstract Developing high-performance code for numerical domains is challenging, as it requires hand-in-hand specialization with the continuous evolution of modern hardware. Program generators based on domain-specific languages (DSLs) can provide a solution to the challenge of re-specializing programs and libraries as new architectures emerge. However, such code generators are difficult to design as they require DSLs that reason about high-level mathematical domains, and employ analysis and transformation steps to map these domains to low-level hardware instructions. -
In the GNU Fortran Compiler
Using GNU Fortran For gcc version 12.0.0 (pre-release) (GCC) The gfortran team Published by the Free Software Foundation 51 Franklin Street, Fifth Floor Boston, MA 02110-1301, USA Copyright c 1999-2021 Free Software Foundation, Inc. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.3 or any later version published by the Free Software Foundation; with the Invariant Sections being \Funding Free Software", the Front-Cover Texts being (a) (see below), and with the Back-Cover Texts being (b) (see below). A copy of the license is included in the section entitled \GNU Free Documentation License". (a) The FSF's Front-Cover Text is: A GNU Manual (b) The FSF's Back-Cover Text is: You have freedom to copy and modify this GNU Manual, like GNU software. Copies published by the Free Software Foundation raise funds for GNU development. i Short Contents 1 Introduction ::::::::::::::::::::::::::::::::::::::::: 1 Invoking GNU Fortran 2 GNU Fortran Command Options :::::::::::::::::::::::: 7 3 Runtime: Influencing runtime behavior with environment variables ::::::::::::::::::::::::::::::::::::::::::: 33 Language Reference 4 Fortran standards status :::::::::::::::::::::::::::::: 39 5 Compiler Characteristics :::::::::::::::::::::::::::::: 45 6 Extensions :::::::::::::::::::::::::::::::::::::::::: 51 7 Mixed-Language Programming ::::::::::::::::::::::::: 73 8 Coarray Programming :::::::::::::::::::::::::::::::: 89 9 Intrinsic Procedures ::::::::::::::::::::::::::::::::: 113 -
Micro Virtual Machines: a Solid Foundation for Managed Language Implementation
Micro Virtual Machines: A Solid Foundation for Managed Language Implementation Kunshan Wang A thesis submitted for the degree of Doctor of Philosophy The Australian National University September 2018 c Kunshan Wang 2018 Except where otherwise indicated, this thesis is my own original work. Kunshan Wang 13 September 2018 to my parents and my grandparents Acknowledgments I would like to express my gratitude to the individuals and organisations that gener- ously supported me during the course of my PhD. First and foremost, I would like to thank my supervisor Prof. Steve Blackburn, and my advisors Prof. Antony Hosking and Dr. Michael Norrish, who supported me with their foresight, expertise, experience, guidance and patience. This thesis would not be possible without their continued support. I would like to thank the Chinese government, the Australian National University and Data61 (formerly NICTA), who supported me financially. I would also like to thank my master supervisor Prof. Zhendong Niu, who guided me during my study in China and supported my study overseas. I would like to thank my colleagues. Thank you Vivek Kumar, Ting Cao, Rifat Shahriyah, Xi Yang, Tiejun Gao, Yi Lin, Luke Angove, Javad Ebrahimian Amiri, and all other members of the Computer Systems Research Group. Your talent and friend- liness made my study in the ANU enjoyable. Special thanks to Yin Yan, a visiting student, who accompanied me and restored my hope when I was overwhelmed by despair. I would like to thank John Zhang, Nathan Young, Andrew Hall, who made contributions to the Mu project as Honours students or Summer scholars. -
Tricore C Compiler, Assembler, Linker Reference Manual
MB060-024-00-00 Doc. ver.: 1.3 TriCore v2.1 C Compiler, Assembler, Linker Reference Manual A publication of Altium BV Documentation Department Copyright 2002-2004 Altium BV All rights reserved. Reproduction in whole or part is prohibited without the written consent of the copyright owner. TASKING is a brand name of Altium Limited. The following trademarks are acknowledged: FLEXlm is a registered trademark of Macrovision Corporation. Intel is a trademark of Intel Corporation. Motorola is a registered trademark of Motorola, Inc. MS-DOS and Windows are registered trademarks of Microsoft Corporation. SUN is a trademark of Sun Microsystems, Inc. UNIX is a registered trademark of X/Open Company, Ltd. All other trademarks are property of their respective owners. Data subject to alteration without notice. http://www.tasking.com http://www.altium.com The information in this document has been carefully reviewed and is believed to be accurate and reliable. However, Altium assumes no liabilities for inaccuracies in this document. Furthermore, the delivery of this information does not convey to the recipient any license to use or copy the software or documentation, except as provided in an executed license agreement covering the software and documentation. Altium reserves the right to change specifications embodied in this document without prior notice. CONTENTS TABLE OF CONTENTS IV TriCore Reference Manual CONTENTS CONTENTS Table of Contents V TRICORE C LANGUAGE 1-1 1.1 Introduction . 1-3 1.2 Data Types . 1-4 1.3 Keywords . 1-6 1.4 Function Qualifiers . 1-9 1.5 Intrinsic Functions . 1-12 1.5.1 Minium and maximum of (Short) Integers . -
Use of SIMD Vector Operations to Accelerate Application Code Performance on Low-Powered ARM and Intel Platforms
Use of SIMD Vector Operations to Accelerate Application Code Performance on Low-Powered ARM and Intel Platforms Gaurav Mitra, Beau Johnston, Jun Zhou Alistair P. Rendell, and Eric McCreath School of Information and Research School of Computer Science Communication Technology Australian National University Griffith University Canberra, Australia Nathan, Australia fGaurav.Mitra, Beau.Johnston, Alistair.Rendell, [email protected] jun.zhou@griffith.edu.au Abstract—Augmenting a processor with special hardware In 2009 embedded processor designer ARM introduced that is able to apply a Single Instruction to Multiple Data enhanced floating point capabilities together with NEON (SIMD) at the same time is a cost effective way of improving SIMD technology into its Cortex-A series of microproces- processor performance. It also offers a means of improving the ratio of processor performance to power usage due to sors [5]. These processors were designed with the smart- reduced and more effective data movement and intrinsically phone market in mind. Inclusion of improved floating point lower instruction counts. and SIMD instructions recognized the rapidly increasing This paper considers and compares the NEON SIMD computational demands of modern multimedia applications. instruction set used on the ARM Cortex-A series of RISC In this environment SIMD is attractive since it leads to processors with the SSE2 SIMD instruction set found on Intel platforms within the context of the Open Computer reduced and more effective data movement and a smaller Vision (OpenCV) library. The performance obtained using instruction stream with corresponding power savings. The compiler auto-vectorization is compared with that achieved current range of Cortex-A microprocessors are capable of using hand-tuning across a range of five different benchmarks performing single precision floating point operations in a and ten different hardware platforms. -
Intrinsic Functions ►Development Tools ►Performance and Optimizations
June, 2010 Optimization Techniques for Next-Generation StarCore DSP Products, Including the MSC815x and MSC825x StarCore DSPs FTF-NET-F0672 Michael Fleischer Senior Applications Engineer, Senior Member Technical Staff TM Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorIQ, QUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2010 Freescale Semiconductor, Inc. What is this session about? In this session we will describe how to port code written for the TI C64x and 64x+ core-based DSPs to the Freescale StarCore SC3400-based DSPs used in devices such as the MSC8144 and SC3850-based DSPs used in devices such as the MSC8156 and MSC8256. We shall provide the necessary steps to port application code written in the C language. Topics include architectural differences, data types, tools settings, intrinsics, pragmas and optimization suggestions. The focus of this session will be porting from the core perspective only—it does not discuss system issues. Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, mobileGT, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., TM Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC, Platform in a Package, Processor Expert, QorIQ, QUICC Engine, SMARTMOS, TurboLink and VortiQa are trademarks of Freescale Semiconductor, Inc. -
Power Vector Intrinsic Programming Reference
REVIEW DRAFT www.openpowerfoundation.org Power Vector Intrinsic Program- February 11, 2020 Revision 1.0.0_prd2 ming Reference Power Vector Intrinsic Programming Reference System Software Work Group <[email protected]> OpenPower Foundation Revision 1.0.0_prd2 (February 11, 2020) Copyright © 2017-2020 OpenPOWER Foundation Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0 REVIEW DRAFT - Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. The limited permissions granted above are perpetual and will not be revoked by OpenPOWER or its successors or assigns. This document and the information contained herein is provided on an "AS IS" basis AND TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, THE OpenPOWER Foundation AS WELL AS THE AUTHORS AND DEVELOPERS OF THIS STANDARDS FINAL DELIVERABLE OR OTHER DOCUMENT HEREBY DISCLAIM ALL OTHER WARRANTIES AND CONDITIONS, EITHER EXPRESS, REVIEW DRAFT - IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO, ANY IMPLIED WARRANTIES, DUTIES OR CONDITIONS OF MERCHANTABILITY, OF FITNESS FOR A PARTICULAR PURPOSE, OF ACCURACY OR COMPLETENESS OF RESPONSES, OF RESULTS, OF WORKMANLIKE EFFORT, OF LACK OF VIRUSES, OF LACK OF NEGLIGENCE OR NON-INFRINGEMENT. OpenPOWER, the OpenPOWER logo, and openpowerfoundation.org are trademarks or registered trademarks of OpenPOWER Foundation, Inc., registered in many jurisdictions worldwide.