Quan M. Nguyen
Total Page:16
File Type:pdf, Size:1020Kb
Quan Minh Nguyen Education • Massachusetts Institute of Technology (on leave) (Sept. 2014 to Present) – Fourth-year MS/PhD student, Department of Electrical Engineering and Computer Science – Master of Science, Electrical Engineering and Computer Science, June 2016, GPA 5.00 / 5.00 Thesis Title: Synchronization in Timestamp-Based Cache Coherence Protocols – Irwin Mark Jacobs and Joan Klein Jacobs Presidential Fellow (2014-2015) – Adviser: Srinivas Devadas • University of California, Berkeley (Aug. 2010 to May 2014) – Bachelor of Science, High Honors in Electrical Engineering and Computer Sciences, GPA 3.89 / 4.00 – Member, Eta Kappa Nu, Dec. 2011 Research Experience • Parallel Computing Laboratory (ParLab) / ASPIRE Laboratory, UC Berkeley (Aug. 2011 to June 2014) – Worked under the guidance of Yunsup Lee and Professor Krste Asanovic´ – Expanded Hwacha, a vector-fetch data-parallel accelerator, for mixed-precision vector processing – Ported the Linux kernel to the RISC-V architecture and augmented GCC and glibc as needed – Used Chisel, a Scala-based HDL, to design and simulate pipelined RISC-V processors Activities • Teaching Assistant, MIT 6.175 (Constructive Computer Architecture) (Sept. 2016 to Dec. 2016) – Develop and maintain course material for an intermediate course in computer architecture • Cornell Cup USA Embedded System Design Competition (Sept. 2011 to May 2012) – Proposed the development of a solar-powered UAV using the Intel Atom and Atmel AVR – Received an Honorable Mention at the national competition in May 2012 • Lab Assistant, UC Berkeley CS 61C (Machine Structures) Course (Sept. 2011 to Dec. 2011) – Helped students with their course-assigned computer lab work Work Experience • Engineering Intern, Apple Inc. (June 2016 to Aug. 2016) – Modeled performance of next-generation iPhone and iPad processors • Web Support, UC Berkeley College of Natural Resources (Feb. 2011 to May 2014) – Created and revised online content for students, faculty, and staff • Intern, Jet Propulsion Laboratory (June 2010 to Aug. 2010) – Developed a web interface to connect data from molecular cloud models to scientists around the world Technical Skills • C (including Linux kernel development), Go, Java, and Scala • MIPS, AVR, and RISC-V assembly • Verilog, Bluespec, Chisel, parallel programming (OpenMP), Xilinx FPGAs, and Synopsys tools • LATEX, MS Word/Excel/PowerPoint, and Internet utilities • *nix, Mac, and Windows operating systems and their command lines • Arduino, BASIC Stamp, LEGO MindStorms, and Vex Robotics microcontroller systems • MultiSim, LabView, and MathScript • HTML, Javascript, MySQL, PHP, Scheme, and Python Publications • Albert Ou, Quan Nguyen, Yunsup Lee, Krste Asanovic,´ “A Case for MVPs: Mixed-Precision Vector Processors”, 2nd International Workshop on Parallelism in Mobile Platforms (PRISM-2), at the International Symposium on Computer Architecture (ISCA-41), Minneapolis, MN, June 2014..