Sstic-2020-Actes.Pdf

Total Page:16

File Type:pdf, Size:1020Kb

Sstic-2020-Actes.Pdf #18 ISBN : 978-2-9551333-5-4 Préface Ah, le printemps, symbole du retour à la vie, du renouveau, des beaux jours, une nouvelle saison qui amène bien sûr son lot de traditions : — la chasse aux œufs ; — le perçage des fûts de la bière de mars ; — la publication du challenge SSTIC ; — le stress de l’ouverture de la billetterie. Mais cette année, le programme des réjouissances a été quelque peu modifié : si la descente de fûts s’est bien passée, si le challenge avançait comme sur des rails grâce à des concepteurs acharnés, le stress lié à la billet- terie a été supplanté par une question inédite et bien plus préoccupante : avec le COVID-19, SSTIC pourra-t-il avoir lieu ? Malheureusement, après quelques semaines de suivi de la situation et de discussions, il est apparu que maintenir une édition physique serait probablement impossible et de toutes manières irresponsable. L’idée de devoir rester confinés à 800, même dans un lieu aussi approprié qu’un couvent, ne semblait déclencher qu’un enthousiasme très modéré. Néanmoins, l’objectif de SSTIC reste la diffusion des travaux des auteurs et il nous semblait donc impensable de ne pas proposer une édition entièrement en ligne. Et dans la continuité de la diffusion du streaming en direct depuis 2014, nous avons donc décidé de diffuser les conférences sur Internet. Évidemment, bien que les présentations constituent l’ossature du SSTIC, il ne se limite pas à celles-ci et rien ne pourra remplacer les échanges en personne autour d’une boisson lors du social event ou les applaudissements pendant les rumps, sans parler des nuits plus ou moins longues entre la rue de la soif et le Cactus. Par ailleurs, absence de billetterie signifie absence de revenus. Mais heureusement, grâce aux annulations de prestations, aux fournisseurs compréhensifs mais surtout grâce à la gestion avisée de nos chers anciens et anciennes, cette année n’aura pas d’impact financier majeur. Quoi qu’il en soit, la gratuité de l’accès au streaming était une évidence. Enfin, le comité d’organisation tient à remercier sincèrement les auteurs, les invités et le comité de programme, qui ont répondu présent malgré les circonstances exceptionnelles. Nous espérons que cette édition très particulière vous satisfera malgré tout et ne doutons pas que vous serez nombreux l’année prochaine à vous ruer sur la billetterie pour nous faire renouer avec la tradition du stress de l’ouverture de la vente. Bon symposium, Raphaël Rigo, pour le comité d’organisation. Comité d’organisation Aurélien Bordes ANSSI Camille Mougey ANSSI Colas Le Guernic SEKOIA Frédéric Tronel CentraleSupélec Isabelle Kraemer Orange Jean-Marie Borello Thales Nicolas Prigent Ministère des Armées Olivier Courtay Viaccess-Orca Pierre Capillon ANSSI Raphaël Rigo Airbus Sarah Zennou Airbus Comité de programme Adrien Guinet Quarkslab Alexandre Gazet Airbus Anaïs Gantet Airbus Aurélien Bordes ANSSI Benoit Michau P1 security Camille Mougey ANSSI Clémentine Maurice CNRS Colas Le Guernic SEKOIA Diane Dubois Google Frédéric Tronel CentraleSupélec Gabrielle Viala Quarkslab Guillaume Valadon Netatmo Isabelle Kraemer Orange Jean-Baptiste Bédrune Ledger Jean-François Lalande CentraleSupélec Jean-Marie Borello Thales Nicolas Prigent Ministère des Armées Ninon Eyrolles Olivier Courtay Viaccess-Orca Pascal Malterre CEA/DAM Pierre Capillon ANSSI Pierre-Michel Ricordel ANSSI Pierre-Sébastien Bost Raphaël Rigo Airbus Renaud Dubourguais Synacktiv Ryad Benadjila ANSSI Sarah Zennou Airbus Yoann Allain DGA Graphisme Benjamin Morin L’association STIC tient à remercier les employeurs des membres du comité d’organisation qui ont soutenu leur participation au CO. Airbus – ANSSI – CentraleSupélec – Ministère des Armées Orange – SEKOIA – Thales – Viaccess-Orca Table des matières Conférences Pivoter tel Bernard ......................................... 3 D. Lunghi Sécurité du réseau fixe d’un opérateur : focus sur les dénis de service 25 D. Roy, P. Nourry Black-Box Laser Fault Injection on a Secure Memory ............ 49 O. Hériveaux Chipsec et sécurité des plate-formes ........................... 73 A. Malard, Y.-A. Perez Inter-CESTI................................................ 105 ANSSI, French ITSEFs L’agent qui parlait trop ...................................... 201 Y. Genuer How to design a baseband debugger ........................... 215 D. Berard, V. Fargues Exploiting dummy codes in Elliptic Curve Cryptography implementations ............................................ 229 A. Russon Testing for weak key management in BLE ...................... 251 T. Claverie, J. Lopes-Esteves Fuzz and Profit with WHVP ................................. 289 D. Aumaitre Sécurité des infrastructures basées sur Kubernetes .............. 315 X. Mehrenberger Hacking Excel Online ........................................ 333 N. Joly Scoop the Windows 10 pool! .................................. 345 C. Bayet, P. Fariello WazaBee................................................... 381 R. Cayre, F. Galtier, G. Auriol, V. Nicomette, G. Marconato Please Remember Me ........................................ 419 G. Patat, M. Sabt Quand les bleus se prennent pour des chercheurs de vulnérabilités . 451 S. Peyrefitte Sécurité RDP .............................................. 463 T. Bourguenolle, G. Bertoli afl-taenia-mt ............................................... 473 J. Rembinski, B. Dufour, S. Lebreton, F. Garreau Finding vBulletin 0-days through poor man’s symbolic execution .. 495 C. Fol Process level network security monitoring ...................... 507 G. Fournier Index des auteurs ....................................... 525 Conférences Pivoter tel Bernard, ou comment monitorer des attaquants négligents Daniel Lunghi [email protected] Trend Micro Résumé. Dans ce papier, nous allons présenter une investigation com- plète et sur le long terme d’un groupe d’attaquants ayant effectué des attaques ciblées. L’idée est de montrer les différentes étapes qui ont amené à la publication d’un rapport complet sur une opération donnée. L’investigation commence par l’analyse de souches malveillantes, ce qui permet d’en tirer des informations et des indicateurs qui pourront être exploités, via différentes méthodes qui sont expliquées dans le papier, pour obtenir des informations supplémentaires. À l’arrivée, on obtient la liste des familles de malwares utilisées, une cartographie partielle de l’infrastructure de l’attaquant, une liste de victimes ainsi que de certains outils de post-exploitation. Cette investigation s’appuie sur un cas réel, dont les résultats ont été publiés sur le blog de Trend Micro [7, 8]. 1 DRBControl, un groupe qui aime les paris Cette étude porte sur un groupe qui cible des entreprises de paris et de jeux en ligne en Asie du Sud-Est que nous avons analysé avec trois collègues de Trend Micro. Les premières attaques identifiées datent de juillet 2019, et les plus récentes ont été constatées en mars 2020. Pour information, un papier [8] analysant une des campagnes de ce groupe a été publiée sur le blog [7] de Trend Micro. Cependant, l’article en question ne s’attarde pas sur la méthodologie utilisée pour obtenir les données présentées, et en ce sens, il ne fait pas doublon avec cet article. Le point de départ de cette investigation a été une proposition de collaboration de l’entreprise Talent-Jump Technologies [19] suite à une mission de réponse à incident qu’elle a effectuée au sein d’une entreprise philippine de pari en ligne. 2 Analyse des souches L’investigation a commencé en juillet 2019. Nous avons reçu entre 15 et 20 souches sur une période d’un mois, au fur et à mesure des trouvailles 4 Pivoter tel Bernard de l’équipe de réponse à incidents, puis encore deux souches début octobre 2019. La première étape a été d’analyser les souches à l’aide de notre outil de rétro-ingénierie préféré. Les objectifs d’une telle analyse, au-delà de déterminer les fonctionnalités du malware, sont principalement de récu- pérer l’adresse du ou des serveurs de contrôle, puis de déterminer s’il s’agit d’une famille de malware connue. Dans le cas idéal, on tombe sur une famille de malware qui n’est utilisée que par un groupe d’attaquants, ce qui simplifie l’attribution, et permet d’emblée de s’appuyer sur les investigations précédentes. Dans notre cas, nous avons pu diviser nos souches en 4 familles : — Type 1 : 11 souches — Type 2 : 3 souches — Type 3 : 5 souches — HyperBro : 1 souche, arrivée en octobre Les familles de type 1 à 3 nous étaient inconnues, et la seule famille que nous avons pu identifier, HyperBro, n’est arrivée que début octobre. Nous reviendrons dessus ultérieurement. Concernant le type 3, l’analyse montrera que sa seule fonction est de charger du code depuis Dropbox. Nous y reviendrons ultérieurement. Nous allons nous attarder un peu sur le type 1, mais la démarche a été similaire pour le type 2. Le malware utilise 3 fichiers pour son chargement : — un premier exécutable légitime et signé par Microsoft, vulnérable à une attaque de DLL Side-Loading [2] — une DLL malveillante, nommée mpsvc.dll, chargée par le binaire légitime ci-dessus — un fichier binaire contenant le code final du malware, mais obfusqué et compressé La DLL malveillante se charge de décompresser et décoder le fichier binaire puis de le charger en mémoire en lançant un binaire légitime en mode suspendu, puis en remplaçant en mémoire le code à exécuter par le code malveillant, avant de reprendre l’exécution du binaire (méthode appelée « process hollowing » [4]). Ces méthodes sont connues et ont pour but d’évader les solutions de sécurité. Pour obtenir
Recommended publications
  • SOLUTIONS Products &
    Top Brands • Quality Equipment • Total Solutions Products & Splicing Equipment SOLUTIONS Test Equipment Consumables & Tools Cable Connectivity Cable Assemblies Outside Plant Cable Management Active Components Premise Security 2016–2017 Product Catalog Part of the Group Company Profile ince its formation in 1995, FiberOptic.com has become the number one on-line provider of fiber optic products, Straining and rental solutions. The Fiber Optic Marketplace, LLC began as an on-line business–to–business portal for the fiber optic community, and has expanded its business both domestically and internationally. The company’s customers include Fortune 500 companies, telecommunications providers, the military, installers, contractors and educational institutions from across the globe. In addition to efficient product distribution, FiberOptic.com offers classroom, on– site and on-line training courses for individuals interested in fiber optic theory and installation. Experienced fiber optics instructors conduct training classes throughout the year at our location in Breinigsville, Pennsylvania. On-site training programs are also available for groups of six students or more. The company also offers equipment rentals including fusion splicers and OTDRs. The Fiber Optic Marketplace, LLC is committed to maintaining excellent customer service and client relations. As we continue into the future, the company will continue to offer expertise in the field of fiber optics by providing customized solutions for our customers’ project requirements. We will continue to uphold our status as the number one on-line provider of fiber optic products, training and rental solutions. SHIPPING OPTIONS • Same day shipping for in-stock products ordered before 3PM EST. • You choose your shipping method: UPS, FedEx, DHL or U.S.
    [Show full text]
  • Performance Study of Real-Time Operating Systems for Internet Of
    IET Software Research Article ISSN 1751-8806 Performance study of real-time operating Received on 11th April 2017 Revised 13th December 2017 systems for internet of things devices Accepted on 13th January 2018 E-First on 16th February 2018 doi: 10.1049/iet-sen.2017.0048 www.ietdl.org Rafael Raymundo Belleza1 , Edison Pignaton de Freitas1 1Institute of Informatics, Federal University of Rio Grande do Sul, Av. Bento Gonçalves, 9500, CP 15064, Porto Alegre CEP: 91501-970, Brazil E-mail: [email protected] Abstract: The development of constrained devices for the internet of things (IoT) presents lots of challenges to software developers who build applications on top of these devices. Many applications in this domain have severe non-functional requirements related to timing properties, which are important concerns that have to be handled. By using real-time operating systems (RTOSs), developers have greater productivity, as they provide native support for real-time properties handling. Some of the key points in the software development for IoT in these constrained devices, like task synchronisation and network communications, are already solved by this provided real-time support. However, different RTOSs offer different degrees of support to the different demanded real-time properties. Observing this aspect, this study presents a set of benchmark tests on the selected open source and proprietary RTOSs focused on the IoT. The benchmark results show that there is no clear winner, as each RTOS performs well at least on some criteria, but general conclusions can be drawn on the suitability of each of them according to their performance evaluation in the obtained results.
    [Show full text]
  • Embedded Systems
    Sri Chandrasekharendra Saraswathi Viswa Maha Vidyalaya Department of Electronics and Communication Engineering STUDY MATERIAL for III rd Year VI th Semester Subject Name: EMBEDDED SYSTEMS Prepared by Dr.P.Venkatesan, Associate Professor, ECE, SCSVMV University Sri Chandrasekharendra Saraswathi Viswa Maha Vidyalaya Department of Electronics and Communication Engineering PRE-REQUISITE: Basic knowledge of Microprocessors, Microcontrollers & Digital System Design OBJECTIVES: The student should be made to – Learn the architecture and programming of ARM processor. Be familiar with the embedded computing platform design and analysis. Be exposed to the basic concepts and overview of real time Operating system. Learn the system design techniques and networks for embedded systems to industrial applications. Sri Chandrasekharendra Saraswathi Viswa Maha Vidyalaya Department of Electronics and Communication Engineering SYLLABUS UNIT – I INTRODUCTION TO EMBEDDED COMPUTING AND ARM PROCESSORS Complex systems and micro processors– Embedded system design process –Design example: Model train controller- Instruction sets preliminaries - ARM Processor – CPU: programming input and output- supervisor mode, exceptions and traps – Co- processors- Memory system mechanisms – CPU performance- CPU power consumption. UNIT – II EMBEDDED COMPUTING PLATFORM DESIGN The CPU Bus-Memory devices and systems–Designing with computing platforms – consumer electronics architecture – platform-level performance analysis - Components for embedded programs- Models of programs-
    [Show full text]
  • 1999 Nendo Supercompiler Te
    NEDO-PR- 9 90 3 x-A°-=i wu ? '7-z / □ ixomgffi'g. NEDOBIS T93018 #f%4vl/4=- — 'I'Jff&'a fi ISEDQ mb'Sa 3a 0-7 rx-/<-n>/<^7-T^yovOIElS9f%l TR&1 2^3^ A 249H illK t>*^#itafc?iJI+WE$>i=t^<bLfc3>/U7S#r$u:|-^n S & - *%#$............. (3) (5) m #.......... (7) Abstract............ (9) m #?'Hb3>/W3## i 1.1 # i 1.2 g ##Wb3 7 ©&ffitib[p].................................................... 3 1.2.1 ............................................................................... 3 1.2.2 ^ y ........................................................................ 18 1.2.3 OpenMP 43,fctf OpenMP ©x-^fcKlfOttfcifeSi................. 26 1.2.4 #%3 >;W ly —^ 3 .............................................. 39 1.2.5 VLIW ^;i/3£#Hb.................................................................... 48 1.2.6 ........................ 62 1.2.7 3>;W7 <b)## p/i-f-zL —- > py—............... 72 1.2.8 3 >;w 3©##E#m©##mm.............................................. 82 1.2.9 3°3-tr y +1 © lb fp] : Stanford Hydra Chip Multiprocessor 95 1.2.10 s^^Eibrniiis : hpca -6 .............................. 134 1.3 # b#^Hb3>/W7^#m%................. 144 1.3.1 m # 144 1.3.2 145 1.3.3 m 152 1.3.4 152 2$ j£M^>E3 >hajL-T-^ 155 2.1 M E......................................................................................................................... 155 2.2 j£M5>i(3 > b° j-—x 4“ >^"©&Hlib[p] ........................................................... 157 2.2.. 1 j[£WtS(3>h0a.-:r^ >^'©51^............................................................ 157 2.2.2 : Grid Forum99, U.C.B., JavaGrande Portals Group Meeting iZjotf & ti^jSbfp] — 165 2.2.3 : Supercomputing99 iZlotf & ££l/tribip].................... 182 2.2.4 Grid##43Z^^m^m^^7"A Globus ^©^tn1 G: Hit* £ tiWSbfp] ---- 200 (1) 2.3 ><y(D mmtmrn......
    [Show full text]
  • Using Mcuboot with RA Family Mcus Introduction Mcuboot Is a Secure Bootloader for 32-Bit Mcus
    Application Note Renesas RA Family Using MCUboot with RA Family MCUs Introduction MCUboot is a secure bootloader for 32-bit MCUs. It defines a common infrastructure for the bootloader, defines system flash layout on microcontroller systems, and provides a secure bootloader that enables easy software update. MCUboot is operating system and hardware independent and relies on hardware porting layers from the operating system it works with. The Renesas Flexible Software Package (FSP) integrates an MCUboot port starting from FSP v3.0.0. Users can benefit from using the FSP MCUboot Module to create a Root of Trust (RoT) for the system and perform secure booting and fail-safe application updates. The MCUboot is maintained by Linaro in the GitHub mcu-tools page https://github.com/mcu-tools/mcuboot. There is a \docs folder that holds the documentation for MCUboot in .md file format. This application note will refer to the above-mentioned documents wherever possible and is intended to provide additional information that is related to using the MCUboot Module with Renesas RA FSP v3.0.0 or later. This application note walks the user through application project creation using the MCUboot Module on Renesas EK-RA6M4 and EK-RA6M3 kits. Example projects for the use case of designing with TrustZone for multi-image support is provided for EK-RA6M4. Example projects for the use case of designing with single image support is provided for EK-RA6M3. The MCUboot Module is supported across the entire RA MCU Family. Guidelines of how to adapt the example project configurations for other RA Family MCUs are provided.
    [Show full text]
  • Technical Overview 11 October 2016 Problem and Context
    Technical Overview 11 October 2016 Problem and Context First release of a successful connected product… …. now make that repeatable please. An Open Source OS for MCUs • Open source networking stacks: Bluetooth Host and Controller • Pre-empGve, ckless RTOS with power management Security • Secure bootloader and Image Upgrade Networking Stats & Console & Config & • Flash FS and Access Mechanisms Logging Shell Upgrade Drivers Power • Build & Package Management OS HAL • Management Interfaces Secure Bootloader & FFS A Community Driven OS Why Apache So<ware Founda?on? Cloud Providers IP Providers • Liberal, BSD-style license • Strong Licensing and IP policies • Meritocracy • Free to contribute, contributors control project direcGon. • History of working with large organizaons: IBM, Pivotal/ EMC, MicrosoY. • Many years experience managing large, complex projects (e.g., Apache, Hadoop, MCU Vendors End-Users Subversion) Community driven open source best way to maintain healthy ecosystem RTOS • Tickless operaon: low power hooks • Driver Interface • Pre-empGve, mulGtasking RTOS • Strict priority-based scheduling • Up to 253 different priority levels • Unified buffer management • Resource uGlizaon tracking and watchdog • High-resoluGon Gmers • Built-in tasks: • Idle RTOS - Event Driven Model • Event Queues provide a mechanism for “mostly-sleeping” asynchronous tasks • Wake-up on: • Message from another Task • Timer • I/O state change • Incoming packet • Watchdog • Perform operaons: • Send an alert • Respond to a request • Schedule a wakeup • Go back to
    [Show full text]
  • Zephyr-RTOS Übersicht Und Status
    Zephyr-RTOS Übersicht und Status ECC 1. Juni 2021, © Markus Kappeler About me ● Markus Kappeler ● 25 years in business ● Soft- and Hardware development ● Founder of bytesatwork ● Sailing, Skiing Hiking and Mountain-Biking Agenda ● Zephyr ● Was ist Zephyr ● Features ● Roadmap ● RTOS – Realtime ● Footprint ● Bootloader mcuboot Zephyr Project ● Opensource Realtime Betriebsystem ● Lebendige Community ● Mehrere Architekturen ● Modular und Konfigurierbar ● Bereit für Produkt-Entwicklung Zephyr Hardware Architekturen Zephyr Projekt Mitglieder Februar 2016 2021 Upstream commits last year Momentum 2016 2021 Entwickler 80 969 Commits 2806 52591 Boards 4 250+ Zephyr Board-Unterstützung Siehe auch: https://docs.zephyrproject.org/latest/boards/index.html Zephyr Ecosystem Kernel / HAL Zephyr OS Zephyr “Community” • Scheduler • Kernel objects und services • Kernel und HAL Zephyr Project • low-level Architektur und BSP • OS Services wie IPC, Logging, file • Power Management und low level systems, crypto Interfaces zur Hardware Zephyr Project OS Services and Low level APIs • Plattform spezifische Treiber Zephyr OS • Generisches I/O API • SDK, Tools und Kernel / HAL Entwicklungsumgebung • File systems, Logging, Debugging und IPC • Zusätzliche Middleware OS Services • Cryptography Services • Device Management und Application Services Bootloader • Networking und Connectivity Application Services Zephyr Community • High Level APIs • Zugang zu standardisierten Daten • 3rd Party Module und Bibliotheken Modellen • Support für Zephyr in 3rd Party • High Level
    [Show full text]
  • KINTSUGI Identifying & Addressing Challenges in Embedded Binary
    KINTSUGI Identifying & addressing challenges in embedded binary security jos wetzels Supervisors: Prof. dr. Sandro Etalle Ali Abbasi, MSc. Department of Mathematics and Computer Science Eindhoven University of Technology (TU/e) June 2017 Jos Wetzels: Kintsugi, Identifying & addressing challenges in embed- ded binary security, © June 2017 To my family Kintsugi ("golden joinery"), is the Japanese art of repairing broken pottery with lacquer dusted or mixed with powdered gold, silver, or platinum. As a philosophy, it treats breakage and repair as part of the history of an object, rather than something to disguise. —[254] ABSTRACT Embedded systems are found everywhere from consumer electron- ics to critical infrastructure. And with the growth of the Internet of Things (IoT), these systems are increasingly interconnected. As a re- sult, embedded security is an area of growing concern. Yet a stream of offensive security research, as well as real-world incidents, contin- ues to demonstrate how vulnerable embedded systems actually are. This thesis focuses on binary security, the exploitation and miti- gation of memory corruption vulnerabilities. We look at the state of embedded binary security by means of quantitative and qualitative analysis and identify several gap areas and show embedded binary security to lag behind the general purpose world significantly. We then describe the challenges and limitations faced by embedded exploit mitigations and identify a clear open problem area that war- rants attention: deeply embedded systems. Next, we outline the cri- teria for a deeply embedded exploit mitigation baseline. Finally, as a first step to addressing this problem area, we designed, implemented and evaluated µArmor : an exploit mitigation baseline for deeply em- bedded systems.
    [Show full text]
  • Thread Scheduling in Multi-Core Operating Systems Redha Gouicem
    Thread Scheduling in Multi-core Operating Systems Redha Gouicem To cite this version: Redha Gouicem. Thread Scheduling in Multi-core Operating Systems. Computer Science [cs]. Sor- bonne Université, 2020. English. tel-02977242 HAL Id: tel-02977242 https://hal.archives-ouvertes.fr/tel-02977242 Submitted on 24 Oct 2020 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. Ph.D thesis in Computer Science Thread Scheduling in Multi-core Operating Systems How to Understand, Improve and Fix your Scheduler Redha GOUICEM Sorbonne Université Laboratoire d’Informatique de Paris 6 Inria Whisper Team PH.D.DEFENSE: 23 October 2020, Paris, France JURYMEMBERS: Mr. Pascal Felber, Full Professor, Université de Neuchâtel Reviewer Mr. Vivien Quéma, Full Professor, Grenoble INP (ENSIMAG) Reviewer Mr. Rachid Guerraoui, Full Professor, École Polytechnique Fédérale de Lausanne Examiner Ms. Karine Heydemann, Associate Professor, Sorbonne Université Examiner Mr. Etienne Rivière, Full Professor, University of Louvain Examiner Mr. Gilles Muller, Senior Research Scientist, Inria Advisor Mr. Julien Sopena, Associate Professor, Sorbonne Université Advisor ABSTRACT In this thesis, we address the problem of schedulers for multi-core architectures from several perspectives: design (simplicity and correct- ness), performance improvement and the development of application- specific schedulers.
    [Show full text]
  • Dsview User Guide V0.99
    DSView User Guide v0.99 Revision History The following table shows the revision history for this document. Date(DD/MM/YY) Version Revision 30/05/18 V0.99 release for DSView v0.99 19/07/17 v0.98 release for DSView v0.98 08/09/16 v0.96 Initial release for DSView v0.96 1 www.dreamsourcelab.com Contents 1 Overview ................................................................................................................. 4 1.1 Introduction ............................................................................................... 4 1.2 Download .................................................................................................. 4 1.3 Installing DSView ..................................................................................... 4 1.3.1 Operating System ............................................................................... 4 1.3.2 Recommended Minimum Hardware .................................................. 4 1.3.3 How to Install ..................................................................................... 5 1.4 User Interface ............................................................................................ 8 2 Logic Analyzer ........................................................................................................ 9 2.1 Hardware Connection ............................................................................... 9 2.2 Hardware Options ................................................................................... 11 2.2.1 Mode ...............................................................................................
    [Show full text]
  • Linux CPU Schedulers: CFS and Muqss Comparison
    Umeå University 2021-06-14 Bachelor’s Thesis In Computing Science Linux CPU Schedulers: CFS and MuQSS Comparison Name David Shakoori Gustafsson Supervisor Anna Jonsson Examinator Ola Ringdahl CFS and MuQSS Comparison Abstract The goal of this thesis is to compare two process schedulers for the Linux operating system. In order to provide a responsive and interactive user ex- perience, an efficient process scheduling algorithm is important. This thesis seeks to explain the potential performance differences by analysing the sched- ulers’ respective designs. The two schedulers that are tested and compared are Con Kolivas’s MuQSS and Linux’s default scheduler, CFS. They are tested with respect to three main aspects: latency, turn-around time and interactivity. Latency is tested by using benchmarking software, the turn- around time by timing software compilation, and interactivity by measuring video frame drop percentages under various background loads. These tests are performed on a desktop PC running Linux OpenSUSE Leap 15.2, using kernel version 5.11.18. The test results show that CFS manages to keep a generally lower latency, while turn-around times differs little between the two. Running the turn-around time test’s compilation using a single process gives MuQSS a small advantage, while dividing the compilation evenly among the available logical cores yields little difference. However, CFS clearly outper- forms MuQSS in the interactivity test, where it manages to keep frame drop percentages considerably lower under each tested background load. As is apparent by the results, Linux’s current default scheduler provides a more responsive and interactive experience within the testing conditions, than the alternative MuQSS.
    [Show full text]
  • Junos OS NAT Configuration Examples for Screenos Users
    Network Configuration Example Junos OS NAT Configuration Examples for ScreenOS Users Published: 2014-01-10 Copyright © 2014, Juniper Networks, Inc. Juniper Networks, Inc. 1194 North Mathilda Avenue Sunnyvale, California 94089 USA 408-745-2000 www.juniper.net Juniper Networks, Junos, Steel-Belted Radius, NetScreen, and ScreenOS are registered trademarks of Juniper Networks, Inc. in the United States and other countries. The Juniper Networks Logo, the Junos logo, and JunosE are trademarks of Juniper Networks, Inc. All other trademarks, service marks, registered trademarks, or registered service marks are the property of their respective owners. Juniper Networks assumes no responsibility for any inaccuracies in this document. Juniper Networks reserves the right to change, modify, transfer, or otherwise revise this publication without notice. Network Configuration Example Junos OS NAT Configuration Examples for ScreenOS Users NCE0073 Copyright © 2014, Juniper Networks, Inc. All rights reserved. The information in this document is current as of the date on the title page. YEAR 2000 NOTICE Juniper Networks hardware and software products are Year 2000 compliant. Junos OS has no known time-related limitations through the year 2038. However, the NTP application is known to have some difficulty in the year 2036. END USER LICENSE AGREEMENT The Juniper Networks product that is the subject of this technical documentation consists of (or is intended for use with) Juniper Networks software. Use of such software is subject to the terms and conditions of the End User License Agreement (“EULA”) posted at http://www.juniper.net/support/eula.html. By downloading, installing or using such software, you agree to the terms and conditions of that EULA.
    [Show full text]