DOCSLIB.ORG

Pcb-4.0.0 an Open Source, Interactive Printed Circuit Board Layout System

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Pcb-4.0.0 an Open Source, Interactive Printed Circuit Board Layout System 1 Pcb-4.0.0 an open source, interactive printed circuit board layout system harry eaton i Table of Contents Copying ...................................... 1 History ....................................... 2 1 Overview .................................. 4 2 Introduction............................... 5 2.1 Symbols .................................................... 5 2.2 Vias........................................................ 5 2.3 Elements ................................................... 5 2.4 Layers ...................................................... 7 2.5 Lines ....................................................... 8 2.6 Arcs........................................................ 9 2.7 Polygons ................................................... 9 2.8 Text ...................................................... 10 2.9 Nets....................................................... 10 3 Getting Started........................... 11 3.1 The Application Window ................................... 11 3.1.1 Menus ................................................ 11 3.1.2 The Status-line and Input-field ......................... 14 3.1.3 The Layer Controls .................................... 14 3.1.4 The Tool Selectors ..................................... 15 3.1.5 Layout Area........................................... 17 3.2 Log Window ............................................... 17 3.3 Library Window ........................................... 18 3.4 Netlist Window ............................................ 18 3.5 Drawing and Removing Basic Objects ....................... 18 3.5.1 Common Drawing and Removing Methods............... 19 3.5.2 Lines ................................................. 20 3.5.3 Arcs .................................................. 20 3.5.4 Polygons and Rectangles ............................... 20 3.5.5 Text .................................................. 21 3.5.6 Vias .................................................. 21 3.5.7 Elements .............................................. 21 3.5.8 Pastebuffer ............................................ 23 3.6 Moving and Copying ....................................... 23 3.7 Loading and Saving ........................................ 24 3.8 Printing ................................................... 24 3.9 Exporting a layout ......................................... 26 3.9.1 Bill of materials (bom) ................................. 26 3.9.2 G-code (gcode) ........................................ 26 ii 3.9.3 Gerber (gerber)........................................ 28 3.9.4 Nelma (nelma) ........................................ 28 3.9.5 Image (png) ........................................... 28 3.9.6 Postscript (ps)......................................... 28 3.9.7 Encapsulated Postscript (eps)........................... 28 3.10 Connection Lists .......................................... 28 3.11 Arrow Tool ............................................... 29 3.12 Rats Nest ................................................ 30 3.13 Design Rule Checking ..................................... 31 3.14 Trace Optimizer........................................... 31 3.15 Searching for elements ..................................... 32 3.16 Measuring distances ....................................... 32 3.17 Vendor Drill Mapping ..................................... 32 4 Autorouter ............................... 35 5 User Commands .......................... 36 6 Command-Line Options ................... 37 6.1 General Options............................................ 37 6.2 General GUI Options ....................................... 39 6.3 GTK+ GUI Options ........................................ 40 6.4 lesstif GUI Options ......................................... 40 6.5 Colors ..................................................... 40 6.6 Layer Names............................................... 41 6.7 Paths ..................................................... 42 6.8 Sizes ...................................................... 42 6.9 Commands ................................................ 43 6.10 DRC Options ............................................. 44 6.11 BOM Creation ............................................ 45 6.12 IPC-D-356 Netlist Export.................................. 45 6.13 Gerber Export ............................................ 45 6.14 Postscript Export ......................................... 45 6.15 Encapsulated Postscript Export ............................ 46 6.16 PNG Options ............................................. 46 6.17 lpr Printing Options ....................................... 48 6.18 nelma Options ............................................ 48 7 X11 Interface............................. 49 7.1 Non-Standard X11 Application Resources .................... 49 7.2 Actions .................................................... 55 7.3 Default Translations ........................................ 65 iii 8 File Formats.............................. 67 8.1 Pad and Line Representation ................................ 67 8.2 Layout File Format......................................... 67 8.3 Element File Format ....................................... 68 8.4 Font File Format ........................................... 68 8.5 Netlist File Format ......................................... 69 8.6 Library Contents File Format ............................... 70 8.7 Library File Format ........................................ 70 8.8 File Syntax ................................................ 71 8.8.1 Arc ................................................... 71 8.8.2 Attribute ............................................. 72 8.8.3 Connect............................................... 72 8.8.4 Cursor ................................................ 72 8.8.5 DRC.................................................. 73 8.8.6 Element............................................... 73 8.8.7 ElementArc ........................................... 74 8.8.8 ElementLine........................................... 74 8.8.9 FileVersion ............................................ 74 8.8.10 Flags ................................................ 75 8.8.11 Grid ................................................. 75 8.8.12 Groups .............................................. 75 8.8.13 Layer ................................................ 75 8.8.14 Line ................................................. 76 8.8.15 Mark ................................................ 76 8.8.16 Net .................................................. 76 8.8.17 Netlist ............................................... 77 8.8.18 Pad ................................................. 77 8.8.19 PCB................................................. 77 8.8.20 Pin .................................................. 78 8.8.21 PolyArea............................................. 78 8.8.22 Polygon.............................................. 78 8.8.23 Rat.................................................. 79 8.8.24 Styles................................................ 79 8.8.25 Symbol .............................................. 79 8.8.26 SymbolLine .......................................... 80 8.8.27 Text ................................................. 80 8.8.28 Thermal ............................................. 80 8.8.29 Via .................................................. 80 8.9 Object Flags ............................................... 81 8.10 PCBFlags ................................................ 82 iv 9 Library Creation.......................... 84 9.1 Old Style (m4) Libraries .................................... 84 9.1.1 Overview of Oldlib Operation........................... 84 9.1.2 The Library Scripts .................................... 85 9.1.2.1 Scripts Used During Compilation ................... 85 9.1.2.2 Scripts Used by PCB at Runtime................... 86 9.1.3 Creating an Oldlib Footprint ........................... 87 9.1.4 Troubleshooting Old Style Libraries ..................... 89 9.2 New Style Libraries......................................... 90 9.2.1 Creating Newlib Footprints ............................. 90 9.2.2 Modifying Newlib Footprints ........................... 91 10 Schematic Capture for PCB .............. 92 10.1 gEDA .................................................... 92 10.1.1 Set Up Project Directories............................. 92 10.1.2 Set Up gEDA Config Files............................. 92 10.1.3 Set Up gsch2pcb Config Files ......................... 93 10.1.4 Capture Schematics Using gschem ..................... 93 10.1.5 Create Any Unique PCB Footprints .................... 93 10.1.6 Generate Initial PCB Design Using gsch2pcb ........... 94 10.1.7 Layout Circuit Board ................................. 94 10.1.8 Forward Annotation of Schematic Changes ............. 94 10.1.9 Generate Photoplot Files (RS-274X) ................... 94 10.2 xcircuit................................................... 95 Appendix A Installation and Troubleshooting ........................................ 96 A.1 Compiling and Installing ................................... 96 A.1.1 Quick Start ........................................... 96 A.1.2 Running the configure Script ........................... 96 A.2 Troubleshooting ........................................... 96 A.2.1 HP Series 700 and 800 ................................. 97 A.2.2 Sun SPARC architecture............................... 97 A.2.3 Silicon Graphics......................................
Load more

Recommended publications
  • Sun Storage 16 Gb Fibre Channel Pcie Host Bus Adapter, Emulex Installation Guide for HBA Model 7101684
    Sun Storage 16 Gb Fibre Channel PCIe Host Bus Adapter, Emulex Installation Guide For HBA Model 7101684 Part No: E24462-10 August 2018 Sun Storage 16 Gb Fibre Channel PCIe Host Bus Adapter, Emulex Installation Guide For HBA Model 7101684 Part No: E24462-10 Copyright © 2017, 2018, Oracle and/or its affiliates. All rights reserved. This software and related documentation are provided under a license agreement containing restrictions on use and disclosure and are protected by intellectual property laws. Except as expressly permitted in your license agreement or allowed by law, you may not use, copy, reproduce, translate, broadcast, modify, license, transmit, distribute, exhibit, perform, publish, or display any part, in any form, or by any means. Reverse engineering, disassembly, or decompilation of this software, unless required by law for interoperability, is prohibited. The information contained herein is subject to change without notice and is not warranted to be error-free. If you find any errors, please report them to us in writing. If this is software or related documentation that is delivered to the U.S. Government or anyone licensing it on behalf of the U.S. Government, then the following notice is applicable: U.S. GOVERNMENT END USERS: Oracle programs, including any operating system, integrated software, any programs installed on the hardware, and/or documentation, delivered to U.S. Government end users are "commercial computer software" pursuant to the applicable Federal Acquisition Regulation and agency-specific supplemental regulations. As such, use, duplication, disclosure, modification, and adaptation of the programs, including any operating system, integrated software, any programs installed on the hardware, and/or documentation, shall be subject to license terms and license restrictions applicable to the programs.
    [Show full text]
  • Amateur Radio Software Distributed with (X)Ubuntu LTS Serge Stroobandt, ON4AA
    Amateur Radio Software Distributed with (X)Ubuntu LTS Serge Stroobandt, ON4AA Copyright 2014–2018, licensed under Creative Commons BY-NC-SA Introduction Amateur radio (also called “ham radio”), is a technical hobby Many ham radio stations are highly integrated with computers. Radios are interfaced with com- puters to aid with contact logging, propagation prediction, station spotting, antenna steering, signal (de)modulation and filtering. For many years, amateur radio software has been a bastion of Windows™ ap- plications developed by However, with the advent of the Rasperry Pi, amateur radio hobbyists are slowly but surely discovering GNU/Linux. Most of the software for GNU/Linux is available through package repositories. Such package repositories come by default with the GNU/Linux distribution of your choice. Package management systems offer many benefits in the form of security (you know what you are getting from whom) and ease-of-use (packages are upgraded automatically). No longer does one need to wander the back corners of the internet to find wne or updated software, exposing oneself to the risk of catching a computer virus. A number of GNU/Linux distributions offer freely installable ham-related packages under the “Amateur Radio” section of their main repository. The largest collection of ham radio packages is offeredy b OpenSuse and De- bian-derived distributions like Xubuntu LTS and Linux Mint, to name but a few. Arch Linux may also have whole bunch of ham related software in the Arch User Repository (AUR). 1 Synaptic One way to find and tallins ham radio packages on Debian-derived distros is by using the Synaptic graphical package manager (see Figure 1).
    [Show full text]
  • Elementary Filter Circuits
    Modular Electronics Learning (ModEL) project * SPICE ckt v1 1 0 dc 12 v2 2 1 dc 15 r1 2 3 4700 r2 3 0 7100 .dc v1 12 12 1 .print dc v(2,3) .print dc i(v2) .end V = I R Elementary Filter Circuits c 2018-2021 by Tony R. Kuphaldt – under the terms and conditions of the Creative Commons Attribution 4.0 International Public License Last update = 13 September 2021 This is a copyrighted work, but licensed under the Creative Commons Attribution 4.0 International Public License. A copy of this license is found in the last Appendix of this document. Alternatively, you may visit http://creativecommons.org/licenses/by/4.0/ or send a letter to Creative Commons: 171 Second Street, Suite 300, San Francisco, California, 94105, USA. The terms and conditions of this license allow for free copying, distribution, and/or modification of all licensed works by the general public. ii Contents 1 Introduction 3 2 Case Tutorial 5 2.1 Example: RC filter design ................................. 6 3 Tutorial 9 3.1 Signal separation ...................................... 9 3.2 Reactive filtering ...................................... 10 3.3 Bode plots .......................................... 14 3.4 LC resonant filters ..................................... 15 3.5 Roll-off ........................................... 17 3.6 Mechanical-electrical filters ................................ 18 3.7 Summary .......................................... 20 4 Historical References 25 4.1 Wave screens ........................................ 26 5 Derivations and Technical References 29 5.1 Decibels ........................................... 30 6 Programming References 41 6.1 Programming in C++ ................................... 42 6.2 Programming in Python .................................. 46 6.3 Modeling low-pass filters using C++ ........................... 51 7 Questions 63 7.1 Conceptual reasoning ...................................
    [Show full text]
  • Getting Started in High Performance Electronic Design
    Getting started in high performance electronic design Wojtek Skulski Department of Physics and Astronomy University of Rochester Rochester, NY 14627-0171 skulski _at_ pas.rochester.edu First presented May/23/2002 Updated for the web July/03/2004 Wojtek Skulski May/2002 Department of Physics and Astronomy, University of Rochester Getting started with High performance electronic design • 3-hour class • Designing high performance surface mount and multilayer boards. • What tools and resources are available? • How to get my design manufactured and assembled? • Board design with OrCAD Capture and Layout. • When and where: • Thursday, May/23/2002, 9-12am, Bausch&Lomb room 106 (1st floor). • Slides updated for the web July/03/2004. • Reserve your handout. • Send e-mail to [email protected] if you plan to attend. • Walk-ins are invited, but there may be no handouts if you do not register. • See you there! Wojtek Skulski May/2002 Department of Physics and Astronomy, University of Rochester The goal and outline of this class • Goal: • Describe the tools available to us for designing high performance electronic instruments. • Outline • Why do we need surface mount and multilayer boards? • What tools and resources are available? • How to get my PCB manufactured? • How to get my board assembled? • Designing with OrCAD Capture and OrCAD Layout. • The audience • You know the basics of electronics. • … and you need to get going quickly with your design. Wojtek Skulski May/2002 Department of Physics and Astronomy, University of Rochester Disclaimer • I am describing tools and methods which work for me. • I do not claim that this information is complete.
    [Show full text]
  • Nanoelectronic Mixed-Signal System Design
    Nanoelectronic Mixed-Signal System Design Saraju P. Mohanty Saraju P. Mohanty University of North Texas, Denton. e-mail: [email protected] 1 Contents Nanoelectronic Mixed-Signal System Design ............................................... 1 Saraju P. Mohanty 1 Opportunities and Challenges of Nanoscale Technology and Systems ........................ 1 1 Introduction ..................................................................... 1 2 Mixed-Signal Circuits and Systems . .............................................. 3 2.1 Different Processors: Electrical to Mechanical ................................ 3 2.2 Analog Versus Digital Processors . .......................................... 4 2.3 Analog, Digital, Mixed-Signal Circuits and Systems . ........................ 4 2.4 Two Types of Mixed-Signal Systems . ..................................... 4 3 Nanoscale CMOS Circuit Technology . .............................................. 6 3.1 Developmental Trend . ................................................... 6 3.2 Nanoscale CMOS Alternative Device Options ................................ 6 3.3 Advantage and Disadvantages of Technology Scaling . ........................ 9 3.4 Challenges in Nanoscale Design . .......................................... 9 4 Power Consumption and Leakage Dissipation Issues in AMS-SoCs . ................... 10 4.1 Power Consumption in Various Components in AMS-SoCs . ................... 10 4.2 Power and Leakage Trend in Nanoscale Technology . ........................ 10 4.3 The Impact of Power Consumption
    [Show full text]
  • Pcb-20050609 an Interactive Printed Circuit Board Layout System for X11
    1 Pcb-20050609 an interactive printed circuit board layout system for X11 harry eaton i Table of Contents Copying ...................................... 1 History ....................................... 2 1 Overview .................................. 4 2 Introduction ............................... 5 2.1 Symbols .................................................... 5 2.2 Vias........................................................ 5 2.3 Elements ................................................... 5 2.4 Layers ...................................................... 7 2.5 Lines ....................................................... 8 2.6 Arcs........................................................ 9 2.7 Polygons ................................................... 9 2.8 Text ...................................................... 10 2.9 Nets....................................................... 10 3 Getting Started........................... 11 3.1 The Application Window ................................... 11 3.1.1 Menus ................................................ 11 3.1.2 The Status-line and Input-field ......................... 14 3.1.3 The Panner Control.................................... 14 3.1.4 The Layer Controls .................................... 15 3.1.5 The Tool Selectors ..................................... 16 3.1.6 Layout Area........................................... 18 3.2 Log Window ............................................... 18 3.3 Library Window ........................................... 18 3.4 Netlist Window
    [Show full text]
  • Ngspice User Manual
    Ngspice User’s Manual Version 35 plus (ngspice development version) Holger Vogt, Marcel Hendrix, Paolo Nenzi, Dietmar Warning September 27, 2021 2 Locations The project and download pages of ngspice may be found at Ngspice home page http://ngspice.sourceforge.net/ Project page at SourceForge http://sourceforge.net/projects/ngspice/ Download page at SourceForge https://sourceforge.net/projects/ngspice/files/ng-spice- rework/ Git source download https://sourceforge.net/p/ngspice/ngspice/ci/master/tree/ Status This manual is a work in progress. Some to-dos are listed in Chapt. 24.3. More is surely needed. You are invited to report bugs, missing items, wrongly described items, bad English style, etc. How to use this Manual The manual is a “work in progress.” It may accompany a specific ngspice release, e.g. ngspice-35 as manual version 35. If its name contains ‘Version xxplus’, it describes the actual code status, found at the date of issue in the Git Source Code Management (SCM) tool. This manual is intended to provide a complete description of ngspice’s functionality, features, commands, and procedures. This manual is not a book about learning SPICE usage, however the novice user may find some hints how to start using ngspice. Chapter 21.1 gives a short introduction how to set up and simulate a small circuit. Chapter 32 is about compiling and installing ngspice from a tarball or the actual Git source code, which you may find on the ngspice web pages. If you are running a specific Linux distribution, you may check if it provides ngspice as part of the package.
    [Show full text]
  • California State Price List © Oracle America, Inc
    10/8/2013 California State Price List © Oracle America, Inc. All rights reserved Item Item Description Discount Cat. Named Product Hierarchy Total 7100019 One 300 GB 15000 rpm 3.5­inch SAS­2 HDD with bracket (for factory installation) U StorageTek 2500 M2 Options $519 7100020 One 600 GB 15000 rpm 3.5­inch SAS­2 HDD with bracket (for factory installation) U StorageTek 2500 M2 Options $915 7100021 1 AC power supply (for factory installation) U StorageTek 2500 M2 Options $600 7100022 1 DC power supply (for factory installation) U StorageTek 2500 M2 Options $1,950 Spare: StorageTek LTO tape drive: 1 HP LTO5 full height SAS for StorageTek SL500, 7100030 StorageTek SL3000, and StorageTek SL8500 V Spare Parts $7,690 Spare: StorageTek LTO tape drive: 1 HP LTO5 4 Gb FC for StorageTek SL500, 7100031 StorageTek SL3000, and StorageTek SL8500 V Spare Parts $10,250 7100090 Sun Blade 6000 Virtualized 40 GbE Network Express Module V Network Adapters $4,584 7100110 Spare: energy storage module V Spare Parts $252 7100115 Spare: cable, 2 meter IB QSFP copper V Spare Parts $258 1 Intel(R) Xeon(R) E7­8830 8­core 2.13 GHz processor with heat sink (for factory 7100124 installation) U Sun Server X2­8 $3,702 7100125 1 Intel(R) Xeon(R) E7­8830 8­core 2.13 GHz processor with heat sink U Sun Server X2­8 $4,442 1 Intel(R) Xeon(R) E7­8870 10­core 2.4 GHz processor with heat sink (for factory 7100128 installation) U Sun Server X2­8 $7,222 7100129 1 Intel(R) Xeon(R) E7­8870 10­core 2.4 GHz processor with heat sink U Sun Server X2­8 $8,667 7100132 Two 8 GB DDR3­1066
    [Show full text]
  • Hardware Description Language Modelling and Synthesis of Superconducting Digital Circuits
    Hardware Description Language Modelling and Synthesis of Superconducting Digital Circuits Nicasio Maguu Muchuka Dissertation presented for the Degree of Doctor of Philosophy in the Faculty of Engineering, at Stellenbosch University Supervisor: Prof. Coenrad J. Fourie March 2017 Stellenbosch University https://scholar.sun.ac.za Declaration By submitting this dissertation electronically, I declare that the entirety of the work contained therein is my own, original work, that I am the sole author thereof (save to the extent explicitly otherwise stated), that reproduction and publication thereof by Stellenbosch University will not infringe any third party rights and that I have not previously in its entirety or in part submitted it for obtaining any qualification. Signature: N. M. Muchuka Date: March 2017 Copyright © 2017 Stellenbosch University All rights reserved i Stellenbosch University https://scholar.sun.ac.za Acknowledgements I would like to thank all the people who gave me assistance of any kind during the period of my study. ii Stellenbosch University https://scholar.sun.ac.za Abstract The energy demands and computational speed in high performance computers threatens the smooth transition from petascale to exascale systems. Miniaturization has been the art used in CMOS (complementary metal oxide semiconductor) for decades, to handle these energy and speed issues, however the technology is facing physical constraints. Superconducting circuit technology is a suitable candidate for beyond CMOS technologies, but faces challenges on its design tools and design automation. In this study, methods to model single flux quantum (SFQ) based circuit using hardware description languages (HDL) are implemented and thereafter a synthesis method for Rapid SFQ circuits is carried out.
    [Show full text]
  • Release Notes Fedora Electronic Lab 12 'Constantine'
    Release Notes Fedora Electronic Lab 12 ’Constantine’ Revision October 3, 2009 Publication ID EDA-FEL-012/PP#01.00 Fedora Electronic Lab 12 ’Constantine’ 2009 - CONTENTS Contents 1 Overview 3 2 Collaborative Code review 4 3 Eclipse default IDE 6 4 Analog ASIC Design 8 5 Spice Simulation 11 6 Embedded Design 13 7 Digital Design 15 8 Circuit and PCB 18 9 Perl Scripts for Hardware design 21 10 EPEL-5 Repository 22 11 Submenu support on electronics-menu 24 12 Bugzilla Reports and Closed Tickets 25 2 Fedora Electronic Lab 12 ’Constantine’ 2009 - 1 OVERVIEW 1 Overview Revision History The following table shows the revision history for this document. Date Version ChangeLog Author 20/07/2009 0.1 Initial draft release Chitlesh Goorah 10/09/2009 0.1.1 Added PLA, Verilog & 8051 micro- Shakthi Kannan controller related content 15/09/2009 0.1.2 Added EPEL-5 content & Peer Chitlesh Goorah Review methodology 29/09/2009 0.1.3 Added geda, picprog and avra Chitlesh Goorah content 01/10/2009 0.1.4 Updated Toped content Krustev Svilen 03/10/2009 0.1.5 Draft freezed for release 12 Chitlesh Goorah Abstract These release notes present the latest information about Fedora Project’s high- end microelectronic design platform : Fedora Electronic Laboratory (FEL)[1] 12. The following section covers new design methodologies, new EDA software, software updates, stability on 64 bit architectures and multiple bug fixes to the existing platform. Notice The information provided by this document strictly applies to Fedora Project’s product Fedora 12 and the EPEL-5[2] repository.
    [Show full text]
  • Yuniel Freire Hernández.Pdf
    Universidad Central “Marta Abreu” de Las Villas Facultad de Ingeniería Eléctrica Departamento de Telecomunicaciones y Electrónica TRABAJO DE DIPLOMA Simulación de Circuitos Digitales con Software Libre Autor: Yuniel Freire Hernández Tutor: Ing. Erisbel Orozco Crespo Santa Clara 2012 Universidad Central “Marta Abreu” de Las Villas Facultad de Ingeniería Eléctrica Departamento de Telecomunicaciones y Electrónica TRABAJO DE DIPLOMA Simulación de Circuitos Digitales con Software Libre Autor: Yuniel Freire Hernández Tutor: Ing. Erisbel Orozco Crespo Profesor, Dpto. Telec. Y Electrónica Santa Clara 2012 Hago constar que el presente trabajo de diploma fue realizado en la Universidad Central “Marta Abreu” de Las Villas como parte de la culminación de estudios de la especialidad de Ingeniería en Telecomunicaciones y Electrónica, autorizando a que el mismo sea utilizado por la Institución, para los fines que estime conveniente, tanto de forma parcial como total y que además no podrá ser presentado en eventos, ni publicados sin autorización de la Universidad. Firma del Autor Los abajo firmantes certificamos que el presente trabajo ha sido realizado según acuerdo de la dirección de nuestro centro y el mismo cumple con los requisitos que debe tener un trabajo de esta envergadura referido a la temática señalada. Firma del Tutor Firma del Jefe de Departamento donde se defiende el trabajo Firma del Responsable de Información Científico-Técnica PENSAMIENTO No fracasé, sólo descubrí 999 maneras de cómo no hacer una bombilla. Thomas Alva Edison AGRADECIMIENTOS A todos los profesores que brindaron sus conocimientos para mi formación. A mi tutor por su paciencia, esmero y dedicación. A mis amigos y compañeros por resistirme.
    [Show full text]
  • FOSS) in Engineering 
    A SunCam online continuing education course Free Open-Source Software (FOSS) in Engineering By Raymond L. Barrett, Jr., PhD, PE CEO, American Research and Development, LLC Free Open-Source Software in Engineering A SunCam online continuing education course 1.0 Introduction to “Free Open-Source Software” (FOSS) This course introduces the engineer to the subject of “Free Open-Source Software” (FOSS). Quotes from various sources are included widely throughout the course. Each quote is indicated by the use of the italic fonts to set it off, as well as the quote marks used. Each quote is obtained, along with a “screen shot” of its source from the internet, as are the tools themselves. The spelling errors within the quotes are kept as in the source and not corrected or otherwise edited in any way. Although there is a rich history of free distribution of software, some commercial ventures have striven to eliminate the practice, providing proprietary commercial and often copyrighted software products as an alternative. Commercial software has its advantages with deep and wide support that is sometimes lacking in the open-source community. However, the price of commercial software is often a barrier-to-entry for emerging small and medium enterprise (SME). As a particular case exemplified in this course, the “Silicon Renaissance Initiative” was formed to address the high-cost of Engineering Design Automation (EDA) software tools and the design flow for that use is presented. As an alternative, the commercial tools often require hundreds of thousands of dollars investment to support the design effort. In the USA, with its copyright enforcement, the SME faces competition from foreign entities with “illegal” copies of commercial software and thus cannot compete.
    [Show full text]