DOCSLIB.ORG

Volume 12 Issue 6

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Volume 12 Issue 6 For Single P ny For Single P ny ® VOLUME 12 • NUMBER 6 CompactPCI AUGUST 2008 ® and www.compactpci-systems.com AdvancedTCA Systems www.advancedtca-systems.com The Magazine for Developers of Open Communication, Industrial, and Rugged Systems FEATURES COLUMNS 8 Editor’s Foreword AdvancedTCA: Living large By Joe Pavlat 18 Small is beautiful By Tony Romero, 10 Global Technology Performance Technologies Hearing you loud and clear By Hermann Strass 13 Software Corner 21 AdvancedMCs are finding their place Switching at the speed of light By Venkataraman Prasannan, RadiSys By Curt Schwaderer PRODUCT GUIDE E-LETTER 26 ADVANCED MEZZANINE CARDS www.compactpci-systems/eletter advancedmc-systems.com AUGUST: Leveraging the communications From Host Board Adapters (HBAs) server ecosystem to card edge connectors to For Single P By Hermannny Berg and Larry Terry, modules for high-density WAN Emerson Network Power to the latest content-aware, Embedded Computing wirespeed solutions, this issue’s AdvancedMC Guide presents a comprehesive E-CASTS set of recently introduced www.opensystems-publishing.com/ecast AdvancedMCs and related offerings, with an AUGUST: expanded guide online at The hottest DSP trends, from algorithms advancedmc-systems.com. to Zulu, powering today’s military systems August 27 • Moderator: Chris Ciufo COVER: Presented by: Annapolis Micro Systems, Inc. and g Jacyl Technology, Inc. Suitable for wireless baseband and other processing- intensive applications such as WiMAX and Long Term Evolution of 3GPP (LTE), the AMC-6487C from CommAgility is based on the Texas Instruments (TI) multicore TMS320TCI6487 DSP. Additional AdvancedMC solutions can be found beginning on page 26. WEB RESOURCES Subscribe to the magazine or E-letter at: www.opensystems-publishing.com/subscriptions OpenSystems Industry news: ™ Published by: Publishing Member since 1998 Read: www.compactpci-systems.com/news Submit: www.opensystems-publishing.com/news/submit © 2008 OpenSystems Publishing ® CompactPCI, PICMG, AdvancedTCA, ATCA, MicroTCA, and their logos are registered trademarks Submit new products at: of the PCI Industrial Computer Manufacturers Group. TM AdvancedMC and CompactTCA are trademarks of the PCI Industrial Computer Manufacturers Group. www.opensystems-publishing.com/vendors/submissions/np © 2008 CompactPCI and AdvancedTCA Systems All registered brands and trademarks in CompactPCI and AdvancedTCA Systems are property of their respective owners. 4 y August 2008 y CompactPCI and AdvancedTCA Systems For Single P ny ® OpenSystems Publishing CompactPCI Advertising/Business Office Regional Sales Managers ® and 30233 Jefferson Avenue Ernest Godsey St. Clair Shores, MI 48082 AdvancedTCA Systems Central and Mountain States Tel: 586-415-6500 n Fax: 586-415-4882 [email protected] A N OPEN S Y S TEM S PUBLIC A TI O N Vice President Marketing & Sales Barbara Quinlan Patrick Hopper Midwest/Southwest Communications Group [email protected] [email protected] n CompactPCI and AdvancedTCA Systems Business Manager Denis Seger Karen Layman n C m ac P a d Ad an e T A R s u e Gu e Southern California n C m a tP I nd A a cedT A lett [email protected] ompactPCI Sales Group Sydele Starr Editorial Director Joe P lat Dennis Doyle Northern California jp vl @ pensy t ms-publishingcom Senior Account Manager [email protected] dvMa agingan Editoc dAnnTCA Fis e S [email protected] Ron Taylor [email protected] Tom Varcie East Coast/Mid Atlantic Senior Editor (columns) Terri Thorson Senior Account Manager [email protected] [email protected] [email protected] Technology Editor Curt Schwaderer Doug Cordier International Sales [email protected] Account Manager Senior Associate Editor Jennifer Hesse Dan Aronovic [email protected] [email protected] Account Manager – Israel Andrea Stabile [email protected] European Representative Hermann Strass Advertising/Marketing Coordinator [email protected] [email protected] Sam Fan Assistant Editor Robin DiPerna Christine Long Account Manager – Asia E-marketing Manager [email protected] Senior Designer Joann Toth [email protected] Senior Web Developer Konrad Witte Web Content Specialist Matt Avella Reprints and PDFs Art Director David Diomede Nan Lamade: 800-259-0470 Circulation/Office Manager Phyllis Thompson [email protected] [email protected] OpenSystems Publishing ADVERTISER INFORMATION Editorial/Production office: 16872 E. Ave of the Fountains, Ste 203 Page Advertiser/Ad title For SingleFountainOpenSystem Hills,P AZ 85268 ny ™ 31 ADLINK Technology, Inc. – Dual Quad-/Dual Core Tel: Publishing480-967-5581 n Fax: 480-837-6466 Website: www.opensystems-publishing.com 23 Advantech Corporation – Advanced Blade Solutions 7 Annapolis Micro Systems, Inc. – WILDSTAR 5 Publishers John Black, Michael Hopper, Wayne Kristoff 11 Concurrent Technologies, Inc. – Dual-Core Processors Vice President Editorial Rosemary Kristoff 20 CorEdge Networks, Inc. – FPGA platforms for demanding applications 17 ELMA – Climb Above with Bustronic Embedded and Test & Analysis Group 25 ELMA – Cutting it close doesn’t cut it Editorial Director Jerry Gipper 15 Excalibur Systems, Inc. – Ready for the unexpected? Editorial Director Don Dingee 5 GE Fanuc Intelligent Platforms, Inc. – Looking for AdvancedMCs? Senior Associate Editor Jennifer Hesse Special Projects Editor Bob Stasonis 24 Harting Technology Group – A new standard in reliability European Representative Hermann Strass 14 Hybricon Corp. – Thermal Management Solutions 44 Linear Technology – Reliable Power for AdvancedTCA Military & Aerospace Group 9 National Instruments – Green Engineering Group Editorial Director Chris Ciufo 38 One Stop Systems Inc. – PCIe Over Cable Associate Editor Sharon Schnakenburg 12 Performance Technologies – Your path to AdvancedMC success Senior Editor (columns) Terri Thorson European Representative Hermann Strass 11 Radian Heatsinks – This may keep you cool... 22 Schroff a Brand of Pentair Electronic Packaging – PERFORMANCE CompactPCI and AdvancedTCA Systems (USPS 019-288) is published nine times a year (Feb, March, April, May, June, July/Aug, Sept, Oct, Nov/Dec) by OpenSystems Publishing LLC, 30233 Jefferson 2 Simclar Group – TurboFabric Scalable Avenue, St. Clair Shores, MI 48082. Print ISSN 1098-7622, Online ISSN 1550-0381. CompactPCI and AdvancedTCA Systems is free to qualified engineers or management dealing with or 16 Technobox, Inc. – Your Source for PMC Solutions considering open system technologies. For others, paid subscription rates inside the US and Canada are $63/year. For first class delivery outside the US and Canada, subscriptions are $90/year (advance 43 Vector Electronics & Technology, Inc. – Packaging Solution of Choice payment in US funds required). Periodicals postage paid at St. Clair Shores, MI, and at additional 36 Winchester Electronics – Power Connector Solutions mailing offices. Canada: Publication agreement #40048627. Return undeliverable Canadian addresses to: 16 Xalyo Systems – XS-AMC2 WDS, Station A, PO Box 54, Windsor, ON N9A 615. POSTMASTER: Send address changes to CompactPCI and AdvancedTCA Systems 3 XTech – The XTech Files 16872 E. Ave of the Fountains, Ste 203, Fountain Hills, AZ 85268. 6 y August 2008 y CompactPCI and AdvancedTCA Systems For Single P ny CompactPCI and AdvancedTCA Systems CompactPCI and AdvancedTCA Systems CompactPCI and AdvancedTCA Systems CompactPCI and AdvancedTCA Systems EDITOR’S FOREWORD By JOE PAVLAT AdvancedTCA: Living large he annual NXTcomm telecom trade show was held June 17-19 this year at the will be included in a series of CompactPCI and Las Vegas Convention Center. The show will alternate between Las Vegas and its AdvancedTCA Systems E-letters (www.compactpci- regular Chicago venue every other year going forward. Attendance topped 13,000, systems.com/eletter). A drawing for a Chumby down a bit from last year. Folks I talked to weren’t all that happy with Las Vegas as a (yes, I checked www.chumby.com, too) encouraged trade show location, in part due to its distance from East Coast cities and its triple-digit both attendeees already familiar with PICMG, Ttemperatures, but there was a lot of excitement about the products being shown. Several of the as well as those just becoming familiar with the keynotes from industry heavies drew large crowds, too. AdvancedTCA/MicroTCA/CompactPCI ecosystem, to visit the PICMG Pavilion. A brochure that included Of course this observer was interested in seeing AdvancedTCA equipment, and NXTcomm did not a map locating booths within the Pavilion and disappoint. Indeed, AdvancedTCA was almost impossible to miss, especially given the “sizable” inter- featuring product news was popular with Pavilion est in it, as evidenced at the Spirent Communications booth (Figure 1). Spirent created a 3D billboard visitors. presentation of its flagship product Spirent TestCenter featuring an AdvancedTCA board. “Tradeshow exposure and visibility always present a challenge, so we took a page from the outdoor advertising Versatile MicroTCA playbook,” said Scott Gregory, Corporate Communications Manager at Spirent Communications. Having noticed the impressive number of MicroTCA products displayed at NXTcomm, it was interesting Interestingly, many of the systems I saw were not from AdvancedTCA
Load more

Recommended publications
  • Vxworks Architecture Supplement, 6.2
    VxWorks Architecture Supplement VxWorks® ARCHITECTURE SUPPLEMENT 6.2 Copyright © 2005 Wind River Systems, Inc. All rights reserved. No part of this publication may be reproduced or transmitted in any form or by any means without the prior written permission of Wind River Systems, Inc. Wind River, the Wind River logo, Tornado, and VxWorks are registered trademarks of Wind River Systems, Inc. Any third-party trademarks referenced are the property of their respective owners. For further information regarding Wind River trademarks, please see: http://www.windriver.com/company/terms/trademark.html This product may include software licensed to Wind River by third parties. Relevant notices (if any) are provided in your product installation at the following location: installDir/product_name/3rd_party_licensor_notice.pdf. Wind River may refer to third-party documentation by listing publications or providing links to third-party Web sites for informational purposes. Wind River accepts no responsibility for the information provided in such third-party documentation. Corporate Headquarters Wind River Systems, Inc. 500 Wind River Way Alameda, CA 94501-1153 U.S.A. toll free (U.S.): (800) 545-WIND telephone: (510) 748-4100 facsimile: (510) 749-2010 For additional contact information, please visit the Wind River URL: http://www.windriver.com For information on how to contact Customer Support, please visit the following URL: http://www.windriver.com/support VxWorks Architecture Supplement, 6.2 11 Oct 05 Part #: DOC-15660-ND-00 Contents 1 Introduction
    [Show full text]
  • SIMD Extensions
    SIMD Extensions PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 12 May 2012 17:14:46 UTC Contents Articles SIMD 1 MMX (instruction set) 6 3DNow! 8 Streaming SIMD Extensions 12 SSE2 16 SSE3 18 SSSE3 20 SSE4 22 SSE5 26 Advanced Vector Extensions 28 CVT16 instruction set 31 XOP instruction set 31 References Article Sources and Contributors 33 Image Sources, Licenses and Contributors 34 Article Licenses License 35 SIMD 1 SIMD Single instruction Multiple instruction Single data SISD MISD Multiple data SIMD MIMD Single instruction, multiple data (SIMD), is a class of parallel computers in Flynn's taxonomy. It describes computers with multiple processing elements that perform the same operation on multiple data simultaneously. Thus, such machines exploit data level parallelism. History The first use of SIMD instructions was in vector supercomputers of the early 1970s such as the CDC Star-100 and the Texas Instruments ASC, which could operate on a vector of data with a single instruction. Vector processing was especially popularized by Cray in the 1970s and 1980s. Vector-processing architectures are now considered separate from SIMD machines, based on the fact that vector machines processed the vectors one word at a time through pipelined processors (though still based on a single instruction), whereas modern SIMD machines process all elements of the vector simultaneously.[1] The first era of modern SIMD machines was characterized by massively parallel processing-style supercomputers such as the Thinking Machines CM-1 and CM-2. These machines had many limited-functionality processors that would work in parallel.
    [Show full text]
  • Power Architecture® ISA 2.06 Stride N Prefetch Engines to Boost Application's Performance
    Power Architecture® ISA 2.06 Stride N prefetch Engines to boost Application's performance History of IBM POWER architecture: POWER stands for Performance Optimization with Enhanced RISC. Power architecture is synonymous with performance. Introduced by IBM in 1991, POWER1 was a superscalar design that implemented register renaming andout-of-order execution. In Power2, additional FP unit and caches were added to boost performance. In 1996 IBM released successor of the POWER2 called P2SC (POWER2 Super chip), which is a single chip implementation of POWER2. P2SC is used to power the 30-node IBM Deep Blue supercomputer that beat world Chess Champion Garry Kasparov at chess in 1997. Power3, first 64 bit SMP, featured a data prefetch engine, non-blocking interleaved data cache, dual floating point execution units, and many other goodies. Power3 also unified the PowerPC and POWER Instruction set and was used in IBM's RS/6000 servers. The POWER3-II reimplemented POWER3 using copper interconnects, delivering double the performance at about the same price. Power4 was the first Gigahertz dual core processor launched in 2001 which was awarded the MicroProcessor Technology Award in recognition of its innovations and technology exploitation. Power5 came in with symmetric multi threading (SMT) feature to further increase application's performance. In 2004, IBM with 15 other companies founded Power.org. Power.org released the Power ISA v2.03 in September 2006, Power ISA v.2.04 in June 2007 and Power ISA v.2.05 with many advanced features such as VMX, virtualization, variable length encoding, hyper visor functionality, logical partitioning, virtual page handling, Decimal Floating point and so on which further boosted the architecture leadership in the market place and POWER5+, Cell, POWER6, PA6T, Titan are various compliant cores.
    [Show full text]
  • Foundation Overview February 2014
    OpenPOWER Overview May 2015 Keith Brown Director, IBM Systems Technical Strategy & Product Security [email protected] http://openpowerfoundation.org/ © 2015 OpenPOWER Foundation What is the OpenPOWER Ecosystem? Cloud Software Existing ISV community of 800+ Standard Operating Open Environment Source All major Linux distros (System Mgmt) Software Communities Operating Open sourced Power8 System / KVM firmware stack New OSS Firmware OpenPOWER Resources for porting and Firmware Community optimizing on Hardware OpenPOWER OpenPOWERFoundation.org Technology 2 © 2015 OpenPOWER Foundation A Fast Start for OpenPOWER! The year • Collaborative solutions, standards, and reference designs available • Independent members solutions and systems ahead • Sector growth in technical computing and cloud • Global growth with increasing depth in all layers • Broad adoption across hardware, software, and end users 3 © 2015 OpenPOWER Foundation Fueling an Open Development Community 4 © 2015 OpenPOWER Foundation Critical workloads run on Linux on Power Web, Java Apps and Infrastructure Analytics & Research HPC applications for Life Sciences • Highly threaded • Compute intensive • Throughput oriented • High memory bandwidth • Scale out capable • Floating point • High quality of service • High I/O rates Business Applications Database • High quality of service • Handle peak workloads • Scalability • Scalability • Flexible infrastructure • High quality of service • Large memory footprint • Resiliency and security 5 © 2015 OpenPOWER Foundation IBM, Mellanox, and NVIDIA
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Multi-Platform Auto-Vectorization
    H-0236 (H0512-002) November 30, 2005 Computer Science IBM Research Report Multi-Platform Auto-Vectorization Dorit Naishlos, Richard Henderson* IBM Research Division Haifa Research Laboratory Mt. Carmel 31905 Haifa, Israel *Red Hat Research Division Almaden - Austin - Beijing - Haifa - India - T. J. Watson - Tokyo - Zurich LIMITED DISTRIBUTION NOTICE: This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. I thas been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g ,. payment of royalties). Copies may be requested from IBM T. J. Watson Research Center , P. O. Box 218, Yorktown Heights, NY 10598 USA (email: [email protected]). Some reports are available on the internet at http://domino.watson.ibm.com/library/CyberDig.nsf/home . Multi-Platform Auto-Vectorization Dorit Naishlos Richard Henderson IBM Haifa Labs Red Hat [email protected] [email protected] Abstract. The recent proliferation of the Single Instruction Multiple Data (SIMD) model has lead to a wide variety of implementations. These have been incorporated into many platforms, from gaming machines and em- bedded DSPs to general purpose architectures. In this paper we present an automatic vectorizer as implemented in GCC - the most multi-targetable compiler available today. We discuss the considerations that are involved in developing a multi-platform vectorization technology, and demonstrate how our vectorization scheme is suited to a variety of SIMD architectures.
    [Show full text]
  • A Bibliography of Publications in IEEE Micro
    A Bibliography of Publications in IEEE Micro Nelson H. F. Beebe University of Utah Department of Mathematics, 110 LCB 155 S 1400 E RM 233 Salt Lake City, UT 84112-0090 USA Tel: +1 801 581 5254 FAX: +1 801 581 4148 E-mail: [email protected], [email protected], [email protected] (Internet) WWW URL: http://www.math.utah.edu/~beebe/ 16 September 2021 Version 2.108 Title word cross-reference -Core [MAT+18]. -Cubes [YW94]. -D [ASX19, BWMS19, DDG+19, Joh19c, PZB+19, ZSS+19]. -nm [ABG+16, KBN16, TKI+14]. #1 [Kah93i]. 0.18-Micron [HBd+99]. 0.9-micron + [Ano02d]. 000-fps [KII09]. 000-Processor $1 [Ano17-58, Ano17-59]. 12 [MAT 18]. 16 + + [ABG+16]. 2 [DTH+95]. 21=2 [Ste00a]. 28 [BSP 17]. 024-Core [JJK 11]. [KBN16]. 3 [ASX19, Alt14e, Ano96o, + AOYS95, BWMS19, CMAS11, DDG+19, 1 [Ano98s, BH15, Bre10, PFC 02a, Ste02a, + + Ste14a]. 1-GHz [Ano98s]. 1-terabits DFG 13, Joh19c, LXB07, LX10, MKT 13, + MAS+07, PMM15, PZB+19, SYW+14, [MIM 97]. 10 [Loc03]. 10-Gigabit SCSR93, VPV12, WLF+08, ZSS+19]. 60 [Gad07, HcF04]. 100 [TKI+14]. < [BMM15]. > [BMM15]. 2 [Kir84a, Pat84, PSW91, YSMH91, ZACM14]. [WHCK18]. 3 [KBW95]. II [BAH+05]. ∆ 100-Mops [PSW91]. 1000 [ES84]. 11- + [Lyl04]. 11/780 [Abr83]. 115 [JBF94]. [MKG 20]. k [Eng00j]. µ + [AT93, Dia95c, TS95]. N [YW94]. x 11FO4 [ASD 05]. 12 [And82a]. [DTB01, Dur96, SS05]. 12-DSP [Dur96]. 1284 [Dia94b]. 1284-1994 [Dia94b]. 13 * [CCD+82]. [KW02]. 1394 [SB00]. 1394-1955 [Dia96d]. 1 2 14 [WD03]. 15 [FD04]. 15-Billion-Dollar [KR19a].
    [Show full text]
  • Compiler-Based Data Prefetching and Streaming Non-Temporal Store Generation for the Intel R Xeon Phitm Coprocessor
    Compiler-based Data Prefetching and Streaming Non-temporal Store Generation for the Intel R Xeon PhiTM Coprocessor Rakesh Krishnaiyer†, Emre K¨ult¨ursay†‡, Pankaj Chawla†, Serguei Preis†, Anatoly Zvezdin†, and Hideki Saito† † Intel Corporation ‡ The Pennsylvania State University TM Abstract—The Intel R Xeon Phi coprocessor has software used, and generating them. In this paper, we: TM prefetching instructions to hide memory latencies and spe- • Present how the Intel R Xeon Phi coprocessor soft- cial store instructions to save bandwidth on streaming non- ware prefetch and non-temporal streaming store instructions temporal store operations. In this work, we provide details on R compiler-based generation of these instructions and evaluate are generated by the Intel Composer XE 2013, TM their impact on the performance of the Intel R Xeon Phi • Evaluate the impact of these mechanisms on the overall coprocessor using a wide range of parallel applications with performance of the coprocessor using a variety of parallel different characteristics. Our results show that the Intel R applications with different characteristics. Composer XE 2013 compiler can make effective use of these Our experimental results demonstrate that (i) a large mechanisms to achieve significant performance improvements. number of applications benefit significantly from software prefetching instructions (on top of hardware prefetching) that I. INTRODUCTION are generated automatically by the compiler for the Intel R TM TM The Intel R Xeon Phi coprocessor based on Intel R Xeon Phi coprocessor, (ii) some benchmarks can further Many Integrated Core Architecture (Intel R MIC Architec- improve when compiler options that control prefetching ture) is a many-core processor with long vector (SIMD) units behavior are used (e.g., to enable indirect prefetching), targeted for highly parallel workloads in the High Perfor- and (iii) many applications benefit from compiler generated mance Computing (HPC) segment.
    [Show full text]
  • Vybrid Controllers Technical Overview
    TM June 2013 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C- Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, Qorivva, SafeAssure, the SafeAssure logo, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SMARTMOS, Tower, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc. • Overview of Vybrid Family • Vybrid Tower Board • Vybrid System Modules • QuadSPI Flash • Vybrid Clock System • Vybrid Power System • Vybrid Boot Operation • High Assurance Boot • Vybrid Trusted Execution • LinuxLink and MQX Embedded Software • DS-5 compiler TM Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, Qorivva, SafeAssure, the SafeAssure logo, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. 2 Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SMARTMOS, Tower, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc. TM Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C- Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, Qorivva, SafeAssure, the SafeAssure logo, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg.
    [Show full text]
  • POWER Block Course Assignment 3: SIMD with Altivec
    POWER Block Course Assignment 3: SIMD with AltiVec Hasso Plattner Institute Agenda 1. SIMD & AltiVec 2. Programming AltiVec in C 3. Example programs 4. Assignment 3 5. Performance measurement 6. Useful resources Assignment 3 What is this assignment about? In this assignment you will: □ Get to know AltiVec □ Use AltiVec instructions to speed up computation □ Do performance comparison on Linux using perf Submission Deadline: 04.11.2016 by any issues: [email protected] SIMD & AltiVec Sven Köhler, 29.09.2016 Chart 3 SIMD & AltiVec Sven Köhler, SIMD & AltiVec 29.09.2016 1 Chart 4 1. SIMD & AltiVec AltiVec is SIMD on POWER SIMD ::= Single Instruction Multiple Data The same instruction is performed simultaneously on multiple data points (data-level parallelism). Many architectures provide SIMD instruction set extensions. Intel: MMX, SSE, AVX ARM: NEON SIMD & AltiVec Sven Köhler, POWER: AltiVec (VMX), VSX 29.09.2016 Chart 5 Multiprocessor: Flynn‘s Taxonomy 1. (1966)SIMD & AltiVec Flynn’s Taxonomy on Multiprocessors (1966) 20 ■ Classify multiprocessor architectures among instruction and data processing dimension Single Instruction, Single Data (SISD) Single Instruction, Multiple Data (SIMD) (C) Blaise Barney Barney (C) Blaise SIMD & AltiVec Sven Köhler, 29.09.2016 Single Data (MISD) Multiple Instruction, Multiple Instruction, Multiple Data (MIMD) ) Chart 6 ( Single Instruction, Single Data (SISD) 1. SIMD & AltiVec Scalar vs. SIMD How many instructions are needed to add four numbers from memory? scalar 4 element SIMD + A0 B0 = C0 A0 B0 C0 A + B = C 1 1 1 A1 B1 C1 + = A B C A2 + B2 = C2 2 2 2 A B C + 3 3 3 A3 B3 = C3 SIMD & AltiVec 4 additions 1 addition Sven Köhler, 29.09.2016 8 loads 2 loads Chart 7 4 stores 1 store 1.
    [Show full text]
  • Cell Processor and Playstation 3
    Cell Processor and Playstation 3 Guillem Borrell i Nogueras February 24, 2009 • Cell systems • Bad news • More bad news • Good news • Q&A • No SPU Double precision improvements expected from IBM IBM Blades • QS21 • Cell BE based. • 8 SPE • 460 Gflops Float • 20 GFLops Double • QS22 • PowerXCell 8i based • 8 SPE* • 460 GFlops Float • 200 GFlops Double • Some of them already installed in BSC IBM Blades • QS21 • Cell BE based. • 8 SPE • 460 Gflops Float • 20 GFLops Double • QS22 • PowerXCell 8i based • 8 SPE* • 460 GFlops Float • 200 GFlops Double • Some of them already installed in BSC • No SPU Double precision improvements expected from IBM • 256 MB RAM Playstation 3 • Cell BE based. • 6 SPE • 460 Gflops Float • 20 GFLops Double Playstation 3 • Cell BE based. • 6 SPE • 460 Gflops Float • 20 GFLops Double • 256 MB RAM • 1 TFlop on a chip IBM Power 7 • 8 PowerPC cores • 4 threads per core (32 Threads!) • ? SPE IBM Power 7 • 8 PowerPC cores • 4 threads per core (32 Threads!) • ? SPE • 1 TFlop on a chip Cell Broadband Engine PPE PowerPC Processor Element PPU PowerPC Processor Unit EIB Element Interconnect Bus SPE Synergistic Processor Element SPU Synergistic Processor Unit MFC Memory Flow Controller DMA Direct Memory Access SIMD Single Instruction Multiple Data • I have said nothing about the data ¿How does it compute? • PPU starts a program • PPU loads an SPU context on a thread • SPU acquires the thread • SPU executes context • SPU ends the task and returns control to PPU ¿How does it compute? • PPU starts a program • PPU loads an SPU context on a thread • SPU acquires the thread • SPU executes context • SPU ends the task and returns control to PPU • I have said nothing about the data Overview • LS is regiser based • No type distinction • Data should be aligned by hand • MFC is a DMA controller • Data moved with DMA primitives.
    [Show full text]
  • Product Brief Rev
    Freescale Semiconductor Document Number: P5020PB Product Brief Rev. 1, 02/2013 P5020 QorIQ Communications Processor Product Brief This product brief provides an overview of the P5020 Contents QorIQ communications processor features as well as 1 P5020 Application Use Cases. 2 application use cases. 2 P5020 Dual-Core Processing Options . 4 3 Features . 5 The P5020 combines two Power Architecture® 4 Developer Environment. 29 5 Document Revision History. 31 processor cores with high-performance datapath acceleration logic and network and peripheral bus interfaces required for control processing in applications such as routers, switches, internet access devices, firewall and other packet filtering processors, network attached storage, storage area networks, imaging and general-purpose embedded computing. Its high level of integration offers significant performance benefits and greatly helps to simplify board design. © 2011-2013 Freescale Semiconductor, Inc. All rights reserved. P5020 Application Use Cases 1 P5020 Application Use Cases 1.1 Router Control Processor The following figure shows the P5020 in a linecard control plane application, where the linecard is part of a high-end network router. P5020 e5500 e5500 Figure 1. Control Plane Processor for a Router P5020 QorIQ Communications Processor Product Brief, Rev. 1 2 Freescale Semiconductor P5020 Application Use Cases 1.2 DSP Farm Control Processor The following figure shows a DSP farm enabled by the P5020 utilizing serial RapidIO. P5020 e5500 e5500 Figure 2. Control Plane Processor for a DSP Farm 1.3 SAN RAID 6 Controller The following figure shows a RAID-enabled Disk Array Controller in an redundant active-active system for block-oriented storage systems. The P5020 Data Path Acceleration Architecture (DPAA) accelerates RAID 5/6 calculations and low-overhead data movement while optionally supporting data-at rest encryption and Data Integrity Field support.
    [Show full text]