DOCSLIB.ORG

Operand Specifier Processing

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

Suropaisches Patentamt 0 349 124 J) European Patent Office © Publication number: Office europeen des brevets © EUROPEAN PATENT APPLICATION © Application number: 89305430.4 © Int. CI.4: G06F 9/34 © Date of filing: 30.05.89 © Priority: 27.06.88 US 212348 © Applicant: DIGITAL EQUIPMENT CORPORATION © Date of publication of application: 111 Powdermill Road 03.01.90 Bulletin 90/01 Maynard Massachusetts 01754-1418(US) © Designated Contracting States: © inventor: Uhler, Michael G. DE FR GB 1200 Concord Road Marlborough Massachusettes 01752(US) Inventor: Brown III, John F. 42 Catherine Drive Northborough Massachusettes 06532(US) © Representative: Goodman, Christopher et al Eric Potter & Clarkson 14 Oxford Street Nottingham NG1 5BP(GB) © Operand specifier processing. © A method of specifying the operands for a microcoded CPU employs a combination of a set of microinstruction routines for generic operand modes, \ along with hardware primitives for selecting various \ Decode of specific types .of operand treatment. a unit XQUEHCtft machine-level instruction produces an entry point for of the set of the microstore to select one generic JO operand modes, and also decode of the instruction control bits that are used directly to select /I! produces n the hardware the specific operand type or use by ST0HC primitives. In this way, branching is avoided in the UNIT microinstruction sequences for operand specifying, ^but yet the amount of microcode needed is a mini- IDI MANMO-CNT j UNIT _/ 05 taiBttct CO CL HI 1^— MtMORY UNIT Xerox Copy Centre I =P 0 349 124 A2 2 OPERAND SPECIFIER PROCESSING This invention relates generally to the operation Often, a single machine level instruction in- of digital computers, and in particular relates to the volves several CPU register transfers, each initiated implementation of complex instruction sets in high by the assertion of one or more control signals. In performance computer systems. the typical case of a simple memory read, for In its simplest form, a digital computer consists 5 example, the control unit would cause the following of five functionally independent main parts: input, steps to be taken: First, after reading from memory memory, arithmetic and logic, output, and control the machine-level instruction requesting the mem- units. In the traditional organization of a so-called ory read, the address of the desired memory loca- 'single store' or 'stored program' computer, activity tion would be . loaded into the memory address within the computer is governed by a program io register via a CPU bus; the control unit accom- consisting of a set of instructions stored in main plishes this by asserting a signal which tells the memory. An instruction specifies an operation to be memory address register to latch the data currently performed by the computer. Individual instructions on the CPU bus. Once this is done, the control unit are brought from main memory into the processor, would initiate a read at the memory location speci- which decodes and executes them. In addition to 15 fied in the memory address register by asserting a the machine-level instructions, numerical data used different control signal. Next, when the desired as operands for the instructions are also stored in location has been read, the memory unit would the same main memory space, hence the name make the value available on the CPU bus, and the 'single store' computer. control unit would assert another control signal In modern computers, the arithmetic and logic 20 causing the contents of the CPU bus to be latched unit (ALU) and its associated control circuitry are into the memory data register. Here the value frequently grouped together to form a so-called would be subsequently available, via the CPU bus, central processing unit, or CPU, which can be to any of the other functional units which require it. implemented as a monolithic semiconductor de- Typically, machine-level instructions consist of vice. A CPU usually contains, in addition to the 25 at least two parts: an operation code or 'opcode' ALU, a collection of one-word storage locations, which specifies which operation is to be performed, called registers, used to hold instructions or data and one or more address fields which specify during program execution. Some CPU registers are where the data values (operands) used for that all-purpose storage locations which can be used to operation can be found. A computer executes one hold any intermediate values which the CPU might 30 machine-level instruction in what may be called an need to temporarily save. Other registers have spe- instruction cycle, and an instruction cycle usually cifically defined uses. For example, a CPU tradi- includes two parts. During the first part, called the tionally has a register called the program counter fetch cycle, the opcode of the next instruction (the (PC) which holds the address in the main memory instruction pointed to by the PC) is loaded into the space of the next (or currently executing) instruc- 35 CPU's instruction register. Once the opcode is in tion. In addition, a CPU will typically have an in- the IR, the second part, called the execute cycle, is struction register (IR) which holds the instruction performed (often each of these parts will require fetched from memory that is currently being ex- more than one state time or clock cycle. In the ecuted by the computer. A CPU will also usually execute cycle, the controller interprets the opcode have additional special purpose registers, such as 40 and executes the instruction by sending out the a memory address register and a memory data appropriate sequence of control signals to cause register, which are defined to contain, respectively, data to be transferred or to cause an arithmetic or the main memory address of a word to be written logical operation to be performed by the ALU. In or read by the CPU, and a data value to be stored many cases, the execution cycle of an instruction in or received from memory. Each of the functional 45 will include the fetching of operands specified by units of a CPU is able to pass data to and from that instruction. For example, for a simple 'ADD' other units via one or more CPU busses, and instruction, the location of two values to be added transfers between the units are initiated and con- together must be specified in the instruction, and trolled by the control unit. The sequence of individ- these two values must be fetched and brought into ual steps required for a computer to execute a so CPU registers so that the ALU will have access to machine-level instruction is directed by a control them. unit, which is responsible for asserting control sig- The collection of machine-level instructions that nals to initiate transfers of data from one register to a CPU supports is called its instruction set. Within another, or between main memory and registers, or the computer, instructions are represented as se- between registers and the ALU, via a CPU bus. quences of bits arranged in memory words, iden- 2 P 0 349 124 AZ ifying the constituent elements of the instruction, tun lengtn aaaress ot tne operana. i wo mam mem- n addition to the opcode and the source operands ory accesses are required to obtain an operand operands used as inputs for the specified opera- specified in an indirect addressing mode. Other ion), an instruction might also identify the desired addressing modes commonly supported by pro- iestination of the operation's result, as well as the 5 cessing units include register indirect addressing, □cation of the next instruction to be executed. This in which a CPU register specified in the instruction de- !uggests that a plurality of operand fields may contains the address in main memory of the >xist for a given instruction. The arrangement of sired operand, and various kinds of displacement ields in an instruction is known as the instruction addressing, in which an explicit offset value con- ormat. Depending upon how much information o tained in the is used as a displacement from an- nust be specified, an instruction can be one or other address included in the instruction, whose obtain the nore memory words long. Some simple instruc- contents are added to the offset value to ions, like 'HALT', might require no operands, and address of the operand. :an be represented in a single memory word con- Since the control unit is responsible for initiat- aining only the opcode for that instruction. Other es ing all activity within a CPU, acceptable system nstructions, called unary instructions, might require performance depends upon efficient operation of he specification of a single operand. Unary instruc- the control unit. Two basic strategies exist for im- ions, such as 'BRANCH', 'INCREMENT', or plementation of a control unit. The first, known as a CLEAR' can be contained in a single memory hardwired controller implementation, involves the vord containing both the opcode and the operand >o use of combinatorial logical hardware that produces specifier, or in two words, one for the opcode and the appropriate sequence of output control signals jne for the operand specifier. Likewise, a binary in response to a particular opcode. The primary nstruction, like 'ADD' or 'SUBTRACT', requires the inputs to a hardwired controller are the instruction specification of two operands, and can be con- register and a clock. The combinatorial logic in the ained either in a single word which contains the 25 hardwired controller identifies (decodes) the unique Dpcode and the identity of both operands, or in two opcode associated with every instruction, and as- control x more words. Frequently, a CPU's instruction set serts the appropriate sequence of output /vill include instructions of varying formats.
Recommended publications
  • Computer Organization

    Computer Organization

    Computer organization Computer design – an application of digital logic design procedures Computer = processing unit + memory system Processing unit = control + datapath Control = finite state machine inputs = machine instruction, datapath conditions outputs = register transfer control signals, ALU operation codes instruction interpretation = instruction fetch, decode, execute Datapath = functional units + registers functional units = ALU, multipliers, dividers, etc. registers = program counter, shifters, storage registers CSE370 - XI - Computer Organization 1 Structure of a computer Block diagram view address Processor read/write Memory System central processing data unit (CPU) control signals Control Data Path data conditions instruction unit execution unit œ instruction fetch and œ functional units interpretation FSM and registers CSE370 - XI - Computer Organization 2 Registers Selectively loaded – EN or LD input Output enable – OE input Multiple registers – group 4 or 8 in parallel LD OE D7 Q7 OE asserted causes FF state to be D6 Q6 connected to output pins; otherwise they D5 Q5 are left unconnected (high impedance) D4 Q4 D3 Q3 D2 Q2 LD asserted during a lo-to-hi clock D1 Q1 transition loads new data into FFs D0 CLK Q0 CSE370 - XI - Computer Organization 3 Register transfer Point-to-point connection MUX MUX MUX MUX dedicated wires muxes on inputs of each register rs rt rd R4 Common input from multiplexer load enables rs rt rd R4 for each register control signals MUX for multiplexer Common bus with output enables output enables and load rs rt rd R4 enables for each register BUS CSE370 - XI - Computer Organization 4 Register files Collections of registers in one package two-dimensional array of FFs address used as index to a particular word can have separate read and write addresses so can do both at same time 4 by 4 register file 16 D-FFs organized as four words of four bits each write-enable (load) 3E RB read-enable (output enable) RA WE (- WB (.
  • 18-447 Computer Architecture Lecture 6: Multi-Cycle and Microprogrammed Microarchitectures

    18-447 Computer Architecture Lecture 6: Multi-Cycle and Microprogrammed Microarchitectures

    18-447 Computer Architecture Lecture 6: Multi-Cycle and Microprogrammed Microarchitectures Prof. Onur Mutlu Carnegie Mellon University Spring 2015, 1/28/2015 Agenda for Today & Next Few Lectures n Single-cycle Microarchitectures n Multi-cycle and Microprogrammed Microarchitectures n Pipelining n Issues in Pipelining: Control & Data Dependence Handling, State Maintenance and Recovery, … n Out-of-Order Execution n Issues in OoO Execution: Load-Store Handling, … 2 Reminder on Assignments n Lab 2 due next Friday (Feb 6) q Start early! n HW 1 due today n HW 2 out n Remember that all is for your benefit q Homeworks, especially so q All assignments can take time, but the goal is for you to learn very well 3 Lab 1 Grades 25 20 15 10 5 Number of Students 0 30 40 50 60 70 80 90 100 n Mean: 88.0 n Median: 96.0 n Standard Deviation: 16.9 4 Extra Credit for Lab Assignment 2 n Complete your normal (single-cycle) implementation first, and get it checked off in lab. n Then, implement the MIPS core using a microcoded approach similar to what we will discuss in class. n We are not specifying any particular details of the microcode format or the microarchitecture; you can be creative. n For the extra credit, the microcoded implementation should execute the same programs that your ordinary implementation does, and you should demo it by the normal lab deadline. n You will get maximum 4% of course grade n Document what you have done and demonstrate well 5 Readings for Today n P&P, Revised Appendix C q Microarchitecture of the LC-3b q Appendix A (LC-3b ISA) will be useful in following this n P&H, Appendix D q Mapping Control to Hardware n Optional q Maurice Wilkes, “The Best Way to Design an Automatic Calculating Machine,” Manchester Univ.
  • System Design for a Computational-RAM Logic-In-Memory Parailel-Processing Machine

    System Design for a Computational-RAM Logic-In-Memory Parailel-Processing Machine

    System Design for a Computational-RAM Logic-In-Memory ParaIlel-Processing Machine Peter M. Nyasulu, B .Sc., M.Eng. A thesis submitted to the Faculty of Graduate Studies and Research in partial fulfillment of the requirements for the degree of Doctor of Philosophy Ottaw a-Carleton Ins titute for Eleceical and Computer Engineering, Department of Electronics, Faculty of Engineering, Carleton University, Ottawa, Ontario, Canada May, 1999 O Peter M. Nyasulu, 1999 National Library Biôiiothkque nationale du Canada Acquisitions and Acquisitions et Bibliographie Services services bibliographiques 39S Weiiington Street 395. nie WeUingtm OnawaON KlAW Ottawa ON K1A ON4 Canada Canada The author has granted a non- L'auteur a accordé une licence non exclusive licence allowing the exclusive permettant à la National Library of Canada to Bibliothèque nationale du Canada de reproduce, ban, distribute or seU reproduire, prêter, distribuer ou copies of this thesis in microform, vendre des copies de cette thèse sous paper or electronic formats. la forme de microficbe/nlm, de reproduction sur papier ou sur format électronique. The author retains ownership of the L'auteur conserve la propriété du copyright in this thesis. Neither the droit d'auteur qui protège cette thèse. thesis nor substantial extracts fkom it Ni la thèse ni des extraits substantiels may be printed or otherwise de celle-ci ne doivent être imprimés reproduced without the author's ou autrement reproduits sans son permission. autorisation. Abstract Integrating several 1-bit processing elements at the sense amplifiers of a standard RAM improves the performance of massively-paralle1 applications because of the inherent parallelism and high data bandwidth inside the memory chip.
  • Review of Computer Architecture

    Review of Computer Architecture

    Basic Computer Architecture CSCE 496/896: Embedded Systems Witawas Srisa-an Review of Computer Architecture Credit: Most of the slides are made by Prof. Wayne Wolf who is the author of the textbook. I made some modifications to the note for clarity. Assume some background information from CSCE 430 or equivalent von Neumann architecture Memory holds data and instructions. Central processing unit (CPU) fetches instructions from memory. Separate CPU and memory distinguishes programmable computer. CPU registers help out: program counter (PC), instruction register (IR), general- purpose registers, etc. von Neumann Architecture Memory Unit Input CPU Output Unit Control + ALU Unit CPU + memory address 200PC memory data CPU 200 ADD r5,r1,r3 ADD IRr5,r1,r3 Recalling Pipelining Recalling Pipelining What is a potential Problem with von Neumann Architecture? Harvard architecture address data memory data PC CPU address program memory data von Neumann vs. Harvard Harvard can’t use self-modifying code. Harvard allows two simultaneous memory fetches. Most DSPs (e.g Blackfin from ADI) use Harvard architecture for streaming data: greater memory bandwidth. different memory bit depths between instruction and data. more predictable bandwidth. Today’s Processors Harvard or von Neumann? RISC vs. CISC Complex instruction set computer (CISC): many addressing modes; many operations. Reduced instruction set computer (RISC): load/store; pipelinable instructions. Instruction set characteristics Fixed vs. variable length. Addressing modes. Number of operands. Types of operands. Tensilica Xtensa RISC based variable length But not CISC Programming model Programming model: registers visible to the programmer. Some registers are not visible (IR). Multiple implementations Successful architectures have several implementations: varying clock speeds; different bus widths; different cache sizes, associativities, configurations; local memory, etc.
  • V850ES/SA2, V850ES/SA3 32-Bit Single-Chip Microcontrollers

    V850ES/SA2, V850ES/SA3 32-Bit Single-Chip Microcontrollers

    To our customers, Old Company Name in Catalogs and Other Documents On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding. Renesas Electronics website: http://www.renesas.com April 1st, 2010 Renesas Electronics Corporation Issued by: Renesas Electronics Corporation (http://www.renesas.com) Send any inquiries to http://www.renesas.com/inquiry. Notice 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website. 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others. 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples.
  • Testing and Validation of a Prototype Gpgpu Design for Fpgas Murtaza Merchant University of Massachusetts Amherst

    Testing and Validation of a Prototype Gpgpu Design for Fpgas Murtaza Merchant University of Massachusetts Amherst

    University of Massachusetts Amherst ScholarWorks@UMass Amherst Masters Theses 1911 - February 2014 2013 Testing and Validation of a Prototype Gpgpu Design for FPGAs Murtaza Merchant University of Massachusetts Amherst Follow this and additional works at: https://scholarworks.umass.edu/theses Part of the VLSI and Circuits, Embedded and Hardware Systems Commons Merchant, Murtaza, "Testing and Validation of a Prototype Gpgpu Design for FPGAs" (2013). Masters Theses 1911 - February 2014. 1012. Retrieved from https://scholarworks.umass.edu/theses/1012 This thesis is brought to you for free and open access by ScholarWorks@UMass Amherst. It has been accepted for inclusion in Masters Theses 1911 - February 2014 by an authorized administrator of ScholarWorks@UMass Amherst. For more information, please contact [email protected]. TESTING AND VALIDATION OF A PROTOTYPE GPGPU DESIGN FOR FPGAs A Thesis Presented by MURTAZA S. MERCHANT Submitted to the Graduate School of the University of Massachusetts Amherst in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE IN ELECTRICAL AND COMPUTER ENGINEERING February 2013 Department of Electrical and Computer Engineering © Copyright by Murtaza S. Merchant 2013 All Rights Reserved TESTING AND VALIDATION OF A PROTOTYPE GPGPU DESIGN FOR FPGAs A Thesis Presented by MURTAZA S. MERCHANT Approved as to style and content by: _________________________________ Russell G. Tessier, Chair _________________________________ Wayne P. Burleson, Member _________________________________ Mario Parente, Member ______________________________ C. V. Hollot, Department Head Electrical and Computer Engineering ACKNOWLEDGEMENTS To begin with, I would like to sincerely thank my advisor, Prof. Russell Tessier for all his support, faith in my abilities and encouragement throughout my tenure as a graduate student.
  • The Microarchitecture of the Pentium 4 Processor

    The Microarchitecture of the Pentium 4 Processor

    The Microarchitecture of the Pentium 4 Processor Glenn Hinton, Desktop Platforms Group, Intel Corp. Dave Sager, Desktop Platforms Group, Intel Corp. Mike Upton, Desktop Platforms Group, Intel Corp. Darrell Boggs, Desktop Platforms Group, Intel Corp. Doug Carmean, Desktop Platforms Group, Intel Corp. Alan Kyker, Desktop Platforms Group, Intel Corp. Patrice Roussel, Desktop Platforms Group, Intel Corp. Index words: Pentium® 4 processor, NetBurst™ microarchitecture, Trace Cache, double-pumped ALU, deep pipelining provides an in-depth examination of the features and ABSTRACT functions of the Intel NetBurst microarchitecture. This paper describes the Intel® NetBurst™ ® The Pentium 4 processor is designed to deliver microarchitecture of Intel’s new flagship Pentium 4 performance across applications where end users can truly processor. This microarchitecture is the basis of a new appreciate and experience its performance. For example, family of processors from Intel starting with the Pentium it allows a much better user experience in areas such as 4 processor. The Pentium 4 processor provides a Internet audio and streaming video, image processing, substantial performance gain for many key application video content creation, speech recognition, 3D areas where the end user can truly appreciate the applications and games, multi-media, and multi-tasking difference. user environments. The Pentium 4 processor enables real- In this paper we describe the main features and functions time MPEG2 video encoding and near real-time MPEG4 of the NetBurst microarchitecture. We present the front- encoding, allowing efficient video editing and video end of the machine, including its new form of instruction conferencing. It delivers world-class performance on 3D cache called the Execution Trace Cache.
  • Micro-Circuits for High Energy Physics*

    Micro-Circuits for High Energy Physics*

    MICRO-CIRCUITS FOR HIGH ENERGY PHYSICS* Paul F. Kunz Stanford Linear Accelerator Center Stanford University, Stanford, California, U.S.A. ABSTRACT Microprogramming is an inherently elegant method for implementing many digital systems. It is a mixture of hardware and software techniques with the logic subsystems controlled by "instructions" stored Figure 1: Basic TTL Gate in a memory. In the past, designing microprogrammed systems was difficult, tedious, and expensive because the available components were capable of only limited number of functions. Today, however, large blocks of microprogrammed systems have been incorporated into a A input B input C output single I.e., thus microprogramming has become a simple, practical method. false false true false true true true false true true true false 1. INTRODUCTION 1.1 BRIEF HISTORY OF MICROCIRCUITS Figure 2: Truth Table for NAND Gate. The first question which arises when one talks about microcircuits is: What is a microcircuit? The answer is simple: a complete circuit within a single integrated-circuit (I.e.) package or chip. The next question one might ask is: What circuits are available? The answer to this question is also simple: it depends. It depends on the economics of the circuit for the semiconductor manufacturer, which depends on the technology he uses, which in turn changes as a function of time. Thus to understand Figure 3: Logical NOT Circuit. what microcircuits are available today and what makes them different from those of yesterday it is interesting to look into the economics of producing microcircuits. The basic element in a logic circuit is a gate, which is a circuit with a number of inputs and one output and it performs a basic logical function such as AND, OR, or NOT.
  • Implementation, Verification and Validation of an Openrisc-1200

    Implementation, Verification and Validation of an Openrisc-1200

    (IJACSA) International Journal of Advanced Computer Science and Applications, Vol. 10, No. 1, 2019 Implementation, Verification and Validation of an OpenRISC-1200 Soft-core Processor on FPGA Abdul Rafay Khatri Department of Electronic Engineering, QUEST, NawabShah, Pakistan Abstract—An embedded system is a dedicated computer system in which hardware and software are combined to per- form some specific tasks. Recent advancements in the Field Programmable Gate Array (FPGA) technology make it possible to implement the complete embedded system on a single FPGA chip. The fundamental component of an embedded system is a microprocessor. Soft-core processors are written in hardware description languages and functionally equivalent to an ordinary microprocessor. These soft-core processors are synthesized and implemented on the FPGA devices. In this paper, the OpenRISC 1200 processor is used, which is a 32-bit soft-core processor and Fig. 1. General block diagram of embedded systems. written in the Verilog HDL. Xilinx ISE tools perform synthesis, design implementation and configure/program the FPGA. For verification and debugging purpose, a software toolchain from (RISC) processor. This processor consists of all necessary GNU is configured and installed. The software is written in C components which are available in any other microproces- and Assembly languages. The communication between the host computer and FPGA board is carried out through the serial RS- sor. These components are connected through a bus called 232 port. Wishbone bus. In this work, the OR1200 processor is used to implement the system on a chip technology on a Virtex-5 Keywords—FPGA Design; HDLs; Hw-Sw Co-design; Open- FPGA board from Xilinx.
  • Python Console Target Device 78K0 Microcontroller RL78 Family 78K0R Microcontroller V850 Family RX Family RH850 Family

    Python Console Target Device 78K0 Microcontroller RL78 Family 78K0R Microcontroller V850 Family RX Family RH850 Family

    User’s Manual CS+ V4.01.00 Integrated Development Environment User’s Manual: Python Console Target Device 78K0 Microcontroller RL78 Family 78K0R Microcontroller V850 Family RX Family RH850 Family All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com). www.renesas.com Rev.1.00 2016.09 Notice 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information. 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein. 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
  • P4080 Development System User's Guide

    P4080 Development System User's Guide

    Freescale Semiconductor Document Number: P4080DSUG User Guide Rev. 0, 07/2010 P4080 Development System User’s Guide by Networking and Multimedia Group Freescale Semiconductor, Inc. Austin, TX Contents 1Overview 1. Overview . 1 2. Features Summary . 2 The P4080 development system (DS) is a high-performance 3. Block Diagram and Placement . 4 computing, evaluation, and development platform 4. Evaluation Support . 6 supporting the P4080 Power Architecture® processor. The 5. Architecture . 8 P4080 development system’s official designation is 6. Configuration . 40 7. Programming Model . 45 P4080DS, and may be ordered using this part number. 8. Revision History . 58 The P4080DS is designed to the ATX form-factor standard, A. References . 58 allowing it to be used in 2U rack-mount chassis, as well as in a standard ATX chassis. The system is lead-free and RoHS-compliant. © 2011 Freescale Semiconductor, Inc. All rights reserved. Features Summary 2 Features Summary The features of the P4080DS development board are as follows: • Support for the P4080 processor — Core processors – Eight e500mc cores – 45 nm SOI process technology — High-speed serial port (SerDes) – Eighteen lanes, dividable into many combinations – Five controllers support five add-in card slots. – Supports PCI Express, SGMII, Nexus/Aurora debug, XAUI, and Serial RapidIO®. — Dual DDR memory controllers – Designed for DDR3 support – One-per-channel 240-pin sockets that support standard JEDEC DIMMs — Triple-speed Ethernet/ USB controller – One 10/100/1G port uses on-board VSC8244 PHY
  • Emcissonfrom L0 \ 001Mm: R" W \14

    Emcissonfrom L0 \ 001Mm: R" W \14

    United States Patent [19] [11] Patent Number: 4,821,183 Hauris [45] Date of Patent: Apr. 11, 1989 [54] A MICROSEQUENCER CIRCUIT WITH 4,439,827 3/1984 Wilkes ............................... .. 364/21!) PLURAL MICROPROGROM INSTRUCTION 4,446,518 5/1984 Casamatta 364/200 COUNTERS 4,551,798 11/1985 Horvath ............................ .. 364/200 [75] Inventor: Jon F. Hauris, Manassas, Va. FOREIGN PATENT DOCUMENTS 73 Assi ee: Internatio :11 B siness Mach'nes “(H843 8/l932 PCT In“ APPL ' l 1 g“ corpom?gn, Armonk N_Y_ ' 2013923 4/1980 United Kingdom. 21 A LN .: 937772 Primag'Y Examiner-David Y. Eng . [ 1 pp 0 ’ Attorney, Agent, or Firm—H. St. Julian; John E. Hoel 22 F1 d: D .4 1986 [ 1 16 W ’ [51] ABSTRACT [51] Int. Cl.4 .............................................. .. G06F 9/30 A . l I [52] US. Cl. .................................................. .. 364/200 mlcliosequencer ‘.nc “.des at Fast two prcigram count [58] Field of S e at ch 364/200 MS File 900 MS File ers which access microinstrucnons stored in a memory ’ system. A ?rst program counter is cyclicly incremented [56] References Cited to sequentially access rnicroinstructions of a principal U_s_ PATENT DOCUMENTS microprogram. When a particular microinstruction is accessed which indicates that a subroutine will be the gardner e‘ """"""" " next program to be executed, a branched-from address, 3'967’lo4 6/1976 33:21:51‘;smleets' 364/900 representing the microinstruction calling the subrou 3:978:454 8/1976 - ' ' 364/900 tine, is retained in the ?rst program counter. An address 3,991,404 11/1976 364/200 representing the ?rst instruction of the subroutine 15 4,003,033 1/1977 364/200 loaded into a second program counter.