DOCSLIB.ORG

A New Slicing Method of Monocrystalline Silicon Ingot by Wire EDM

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
A New Slicing Method of Monocrystalline Silicon Ingot by Wire EDM cf~ Paper International Journal of Electrical Machining, No. 8, January 2003 A New Slicing Method of Monocrystalline Silicon Ingot by Wire EDM Akira OKADA *, Yoshiyuki UNO *, Yasuhiro OKAMOTO*, Hisashi ITOH* and Tameyoshi HlRANO** (Received May 28, 2002) * Department of Mechanical Engineering, Okayama University, Okayama 700-8530, Japan ** Toyo Advanced Technologies Co., Ltd., Hiroshima 734-8501, Japan Abstract Monocrystalline silicon is one of the most important materials in the semiconductor industry because of its many excellent properties as a semiconductor. In the manufacturing process of silicon wafers, inner diameter(lD) blade and multi wire saw have conventionally been used for slicing silicon ingots. However, some problems in efficiency, accuracy, slurry treatment and contamination are experienced when applying this method to large­ scale wafers of 12 or 16 inch diameter expected to be used in the near future. Thus, the improvement of conventional methods or a new slicing method is strongly required. In this study, the possibility of slicing a silicon ingot by wire EDM was discussed and the machining properties were experimentally investigated. A silicon wafer used as substrate for epitaxial film growth has low resistivity in the order of 0.01 g .cm, which makes it possible to cut silicon ingots by wire EDM. It was clarified that the new wire EDM has potential for application as a new slicing method, and that the surface roughness using this method is as small as that using the conventional multi wire saw method. Moreover, it was pointed out that the contamination due to the adhesion and diffusion of wire electrode material into the machined surface can be reduced by wire EDM under the condition of low current and long discharge duration. Key words: Silicon wafer, Monocrystalline silicon ingot, Slicing, Wire EDM, Contamination 1. INTRODUCTION contamination of sliced surfaces. From the above mentioned viewpoints, a new Semiconductor industry has been remarkably slicing method of silicon ingot by wire EDM developed, and higher integration of electric circuit (WEDM) is proposed. A silicon wafer used as a is rapidly making progress. Then, in the slicing substrate for epitaxial film growth has low resistivity process of mono crystalline silicon ingot, further in the order of 0.01 g .cm, which makes it possible to 4 improvements in machining efficiency and accuracy slice silicon ingot by WEDM ). Also, it is expected are strongly required, and the diameter of silicon that the length and the number of the cracks on the wafers are enlarged for increasing the number of IC machined surface might be reduced, since the l chip per one wafer ). Inner diameter blades have material removal is performed by repetition of micro been conventionally used for slicing ingot. However, craters and the machining force acting on the some problems in efficiency still exist, like relatively workpiece is extremely small. large kerf loss and large cracks of about 30~m in In this paper, the possibility of slicing silicon depth on the sliced surfaces, resulted from ingot by WEDM is experimentally discussed, and the mechanical machining. Moreover, this method is machining properties such as slicing speed and difficult to apply for large-scale wafers of 12 or 16 surface roughness are investigated. Furthermore, the inches in diameter, which are expected to be used in accuracy of sliced wafer and the contamination on l the near future ). Therefore, multi wire saw slicing the machined surface are evaluated. 2 has been gradually applied ),3). In this method, thin piano wires are fed to the ingot with slurry consisting 2. EXPERIMENTAL PROCEDURES of abrasives and cutting oil. Multi wire saw slicing has many advantages such as relatively small kerf Usually, high discharge current with short pulse loss and ability of cutting large-scale wafers and duration has been applied in the WEDM process multi wafers at the same time. However, there still used for die making, because of higher cutting remain the problems of slurry treatment and speeds, stable machining, and larger electrode wear -21- allowed due to wire throwaway system. However, the wear of wire leads to adhesion or diffusion of 5 wire material on the machined surface ). This phenomenon is not suitable for the silicon process. 4 Authors ) have done research on machining of mono crystalline silicon by EDM before, and it was made clear that the machining speed for silicon with transistor switching circuit was much larger than that for metal mold material, since material is removed by not only heat conduction from arc column but also Joule's heat generation just below the discharge Fig.1 Experimental apparatus point due to high current density in silicon with high resistivity, which leads to large removal rate in the Table 1 Machining conditions 6 EDM of silicon ). And the electrode wear became smaller. Therefore, slicing by WEDM with transistor Electrode Molybdenum (t/J 180 pm) switching circuit is discussed in this study. It is Polarity Electrode : (-) highly expected that the contamination of wire 6 Dielectric Deionized water ( p > 10 Q. cm) material on the machined surface can be reduced. Gap voltage Ui =100 [V] Fig. 1 shows the schematic diagram of Discharge current ie = 3,12, 22 [A] experimental apparatus. In this system, the discharge Discharge duration te = 5, 10,20,40,75 [ps] current pulse made by transistor switching circuit has Duty factor r = 15 [%] a relatively long duration and a low current intensity. Speed of wire Fw = 5.0-10.0 [m/s] The used wire electrode is rewound around the Wire tension F =5.9 [N] wire-winding drum and reused repeatedly, because of the high expectation of extremely low wear in the wire electrode. In this experiment, molybdenum wire of 180llm in diameter is used as the electrode. P-type 3. SLICING PROPERTIES BY WEDM mono crystalline silicon ingot of 0.01 g . cm in resistivity is used as the workpiece, and machining 3.1 Effects of discharge current and duration fluid is deionized water whose resistivity is about 106 Fig.2 shows the variations of removal rate with g . cm. Main machining conditions are shown in discharge duration for various discharge currents. Table I. The experiment using conventional WEDM Silicon ingots of 10mm(a) and 40mm(b) in thickness with condenser circuit is also done for comparison. are used here. As can be seen form the figures, the In this case, large discharge current for 1st cut and removal rate increases with an increase of discharge small one for 2nd cut are applied. current in both cases of thickness. And the removal c 100 c 200 ·E ·E t\i- Mo(-)/si, t=10mm ....... ie= 3A t\i- Mo(-)/si, t=40mm ....... ie= 3A E Fw=10m/s ~ie=12A E Fw=10m/s ~ie=12A E 75 -A-ie=22A E 150 -A-ie=22A en en > > 50 100 Q) caQ) ca"- "- ca 25 ca 50 > > 0 0 E E Q) Q) a: a: 20 40 60 80 00 20 40 60 80 Discharge duration te jJ.s Discharge duration te jJ.s (a) t=10mm (b) t=40mm Fig.2 Variations of removal rate with pulse duration for various discharge currents - 22- rate takes maximum at about 5-10)ls and 20)ls, in the E 60 :::t Mo(-)/Si, t=40mm cases of 10mm and 40mm in thickness respectively, Fw=10m/s N just like die-sinking EDM process. The effects of 0::: workpiece thickness on removal rate are described (J) 40 (J) 2 ID later. In conventional WEDM, it was 104mm /min c::: 2 .s::. under 1st cut condition, and 1Omm /min under 2nd Cl ::l cut one. It was made clear that the removal rate of e 20 ID ~ ~i.=3A mono crystalline silicon by relatively long duration ~ ~ l~ie=12A 't: -A-ie=22A and low intensity current with transistor switching ::l Cl) circuit was almost the same as that in conventional 0~5~~~1~0-----2~0--~4~0~~~8~0~ WEDM with condenser circuit. Discharge duration t e J.1.S Fig.3 shows the variations of surface roughness. The surface roughness increases with the increases of Fig.3 Variations of surface roughness with pulse discharge current and discharge duration. On the duration for various discharge currents other hand, it was 21.5)lm for 1st cut and 7.6)lm for 2nd cut in conventional WEDM. It is reported that c::: 80~--------------------------' the surface roughness is about 20)lm in multi wire ·E Mo(-)/Si 7 ie=12A saw slicing applied so far ). Furthermore, the ~ Fw=10m/s E 60 removal of crack layer is actually performed after the slicing process, and the removed thickness is more ~ than 30)lm. Considering these results about the 40 removal rate mentioned before, large discharge ID ~ current and not so long pulse duration are suitable ~ 20 conditions, which leads to large removal rate and o small surface roughness. E ~ 0L-5~~~10----~--~-4~0~~~8~0~ 3.2 Effects of thickness In actual slicing process, workpiece thickness Thickness mm always changes, since silicon ingot has a circular Fig.4 Variations of removal rate with thickness cross section. Then, the effects of workpiece for various discharge durations thickness were discussed. The relationships between removal rate and workpiece thickness are given in 80 Fig.4. For short discharge duration, removal rate E ,. :::t Mo(-)/si -.-te= SJLS .... te=40JL doesn't vary so much with the thickness. On the ie=12A 0 te=10JLs ···.··te=7SJL -.. -t =20JLs other hand, it increases with the thickness for long N Fw=10m/s e 0::: 60 discharge duration. When the thickness is small and (J) •..............•••.........••.••......••....••......•.•......•...•.....• the machining area is not so large, the electrical ~406 6 6 6 c::: discharges with long duration are difficult to disperse .s::.
Load more

Recommended publications
  • Life Cycle Analysis of High-Performance Monocrystalline Silicon Photovoltaic Systems: Energy Payback Times and Net Energy Production Value
    27th European Photovoltaic Solar Energy Conference and Exhibition LIFE CYCLE ANALYSIS OF HIGH-PERFORMANCE MONOCRYSTALLINE SILICON PHOTOVOLTAIC SYSTEMS: ENERGY PAYBACK TIMES AND NET ENERGY PRODUCTION VALUE Vasilis Fthenakis1,2, Rick Betita2, Mark Shields3, Rob Vinje3, Julie Blunden3 1 Brookhaven National Laboratory, Upton, NY, USA, tel. 631-344-2830, fax. 631-344-3957, [email protected] 2Center for Life Cycle Analysis, Columbia University, New York, NY 10027, USA 3SunPower Corporation, San Jose, CA, USA ABSTRACT: This paper summarizes a comprehensive life cycle analysis based on actual process data from the manufacturing of Sunpower 20.1% efficient modules in the Philippines and other countries. Higher efficiencies are produced by innovative cell designs and material and energy inventories that are different from those in the production of average crystalline silicon panels. On the other hand, higher efficiencies result to lower system environmental footprints as the system area on a kW basis is smaller. It was found that high efficiencies result to a net gain in environmental metrics (i.e., Energy Payback Times, GHG emissions) in comparison to average efficiency c-Si modules. The EPBT for the Sunpower modules produced in the Philippines and installed in average US or South European insolation is only 1.4 years, whereas the lowest EPBT from average efficiency c-Si systems is ~1.7 yrs. To capture the advantage of high performance systems beyond their Energy Payback Times, we introduced the metric of Net Energy Production Value (NEPV), which shows the solar electricity production after the system has “paid-off” the energy used in its life-cycle. The SunPower modules are shown to produce 45% more electricity than average efficiency (i.e., 14%) c-Si PV modules.
    [Show full text]
  • Microchip Manufacturing
    Si3N4 Deposition & the Virtual Chemical Vapor Deposition Lab Making a transistor, the general process A closer look at chemical vapor deposition and the virtual lab Images courtesy Silicon Run Educational Video, VCVD Lab Screenshot Why Si3N4 Deposition…Making Microprocessors http://www.sonyericsson.com/cws/products/mobilephones /overview/x1?cc=us&lc=en http://vista.pca.org/yos/Porsche-911-Turbo.jpg On a wafer, billions of transistors are housed on a single square chip. One malfunctioning transistor could cause a chip to short-circuit, ruining the chip. Thus, the process of creating each microscopic transistor must be very precise. Wafer image: http://upload.wikimedia.org/wikipedia/fr/thumb/2/2b/PICT0214.JPG/300px-PICT0214.JPG What size do you think an individual transistor being made today is? Size of Transistors One chip is made of millions or billions of transistors packed into a length and width of less than half an inch. Channel lengths in MOSFET transistors are less than a tenth of a micrometer. Human hair is approximately 100 micrometers in diameter. Scaling of successive generations of MOSFETs into the nanoscale regime (from Intel). Transistor: MOS We will illustrate the process sequence of creating a transistor with a Metal Oxide Semiconductor(MOS) transistor. Wafers – 12” Diameter ½” to ¾” Source Gate Drain conductor Insulator n-Si n-Si p-Si Image courtesy: Pro. Milo Koretsky Chemical Engineering Department at OSU IC Manufacturing Process IC Processing consists of selectively adding material (Conductor, insulator, semiconductor) to, removing it from or modifying it Wafers Deposition / Photo/ Ion Implant / Pattern Etching / CMP Oxidation Anneal Clean Clean Transfer Loop (Note that these steps are not all the steps to create a transistor.
    [Show full text]
  • New Challenges and Possibilities for Silicon Based Solar Cells
    1 New challenges and possibilities for silicon based solar cells Marisa Di Sabatino Dept of Materials Science and Engineering NTNU 2 Outline -What is a solar cell? -How does it work? -Silicon based solar cells manufacturing -Challenges and Possibilities -Concluding remarks 3 What is a solar cell? • It is a device that converts the energy of the sunlight directly into electricity. CB PHOTON Eph=hc/λ VB Electron-hole pair 4 How does a solar cell work? 5 How does a solar cell work? Current Semiconductor Eg + - P-n junction Metallic contacts Turid Worren Reenaas 6 How does a solar cell work? - Charge generation (electron-hole pairs) - Charge separation (electric field) - Charge transport 7 - Charge generation (electron-hole pairs) - Charge separation (electric field) - Charge transport Eph>>Eg Eph<<Eg Eph>Eg Eg CB Eph VB 8 - Charge generation (electron-hole pairs) - Charge separation (electric field) - Charge transport p-type C - - - - Fermi level - + + + + + n-type n-p junction v + - Electric field 9 - Charge generation (electron-hole pairs) - Charge separation (electric field) - Charge transport Back and front side of a silicon solar cell 10 Semiconductors Materials for solar cells 11 Why Silicon? Silicon: abundant, cheap, well-known technology 12 Silicon solar cell value chain 13 Silicon solar cells value chain From sand to solar cells… Raw Materials Efficiency Crystallization Isc, Voc, FF Feedstock Solar cell process Photo: Melinda Gaal 14 Multicrystalline silicon solar cells Directional solidification 15 Monocrystalline silicon solar cells Czochralski process 16 Crystallization methods for PV silicon • Multicrystalline silicon ingots: – Lower cost than monocrystalline – More defects (dislocations and impurities) • Monocrystalline silicon ingots: – Higher cost and lower yield – Oxygen related defects – Structure loss 17 Czochralski PV single crystal growth • Dominating process for single crystals • Both p (B-doped) and n (P-doped) type crystals • Growth rate 60 mm/h Challenges: •Productivity low due to slow growth, long cycle time..
    [Show full text]
  • 15Th Workshop on Crystalline Silicon Solar Cells and Modules: Materials and Processes
    A national laboratory of the U.S. Department of Energy Office of Energy Efficiency & Renewable Energy National Renewable Energy Laboratory Innovation for Our Energy Future th Proceedings 15 Workshop on Crystalline NREL/BK-520-38573 Silicon Solar Cells and Modules: November 2005 Materials and Processes Extended Abstracts and Papers Workshop Chairman/Editor: B.L. Sopori Program Committee: M. Al-Jassim, J. Kalejs, J. Rand, T. Saitoh, R. Sinton, M. Stavola, R. Swanson, T. Tan, E. Weber, J. Werner, and B. Sopori Vail Cascade Resort Vail, Colorado August 7–10, 2005 NREL is operated by Midwest Research Institute ● Battelle Contract No. DE-AC36-99-GO10337 th Proceedings 15 Workshop on Crystalline NREL/BK-520-38573 Silicon Solar Cells and Modules: November 2005 Materials and Processes Extended Abstracts and Papers Workshop Chairman/Editor: B.L. Sopori Program Committee: M. Al-Jassim, J. Kalejs, J. Rand, T. Saitoh, R. Sinton, M. Stavola, R. Swanson, T. Tan, E. Weber, J. Werner, and B. Sopori Vail Cascade Resort Vail, Colorado August 7–10, 2005 Prepared under Task No. WO97G400 National Renewable Energy Laboratory 1617 Cole Boulevard, Golden, Colorado 80401-3393 303-275-3000 • www.nrel.gov Operated for the U.S. Department of Energy Office of Energy Efficiency and Renewable Energy by Midwest Research Institute • Battelle Contract No. DE-AC36-99-GO10337 NOTICE This report was prepared as an account of work sponsored by an agency of the United States government. Neither the United States government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or `process disclosed, or represents that its use would not infringe privately owned rights.
    [Show full text]
  • Three-Dimensional Integrated Circuit Design: EDA, Design And
    Integrated Circuits and Systems Series Editor Anantha Chandrakasan, Massachusetts Institute of Technology Cambridge, Massachusetts For other titles published in this series, go to http://www.springer.com/series/7236 Yuan Xie · Jason Cong · Sachin Sapatnekar Editors Three-Dimensional Integrated Circuit Design EDA, Design and Microarchitectures 123 Editors Yuan Xie Jason Cong Department of Computer Science and Department of Computer Science Engineering University of California, Los Angeles Pennsylvania State University [email protected] [email protected] Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota [email protected] ISBN 978-1-4419-0783-7 e-ISBN 978-1-4419-0784-4 DOI 10.1007/978-1-4419-0784-4 Springer New York Dordrecht Heidelberg London Library of Congress Control Number: 2009939282 © Springer Science+Business Media, LLC 2010 All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed on acid-free paper Springer is part of Springer Science+Business Media (www.springer.com) Foreword We live in a time of great change.
    [Show full text]
  • Research Into Fabrication and Popularization of Organic Thin Film Solar Cells, Chemical Engineering Transactions, 55, 25-30 DOI:10.3303/CET1655005 26
    25 A publication of CHEMICAL ENGINEERING TRANSACTIONS VOL. 55, 2016 The Italian Association of Chemical Engineering Online at www.aidic.it/cet Guest Editors: Tichun Wang, Hongyang Zhang, Lei Tian Copyright © 2016, AIDIC Servizi S.r.l., ISBN 978-88-95608-46-4; ISSN 2283-9216 DOI: 10.3303/CET1655005 Research into Fabrication and Popularization of Organic Thin Film Solar Cells Bin Zhang*a, Yan Lia, Shanlin Qiaob, Le Lic, Zhanwen Wanga a Hebei Chemical & Pharmaceutical College, No. 88 Fangxing Road, Shijiazhuang, Hebei Province, China; b Qingdao Institute of Bioenergy and Bioprocess Technology, Chinese Academy of Sciences, No. 189 Songling Road, Qingdao, Shandong Province, China c Shijiazhuang Naienph Chemical Technology Co., Ltd, No. 12 Shifang Road, Shijiazhuang, Hebei Province, China. [email protected] An analysis was conducted herein on the research status of several popular solar cells at the present stage, including silicon solar cell, thin film photovoltaic cell, and dye-sensitized solar cell (DSSC). In doing so, we concluded that the current situations provide a favorable objective environment for the popularization of organic thin film solar cells. Finally, we reviewed the merits and demerits of the organic thin film solar cell together with the major research focus on and progress of it, and summarized obstacles to and development trails of the popularization of organic thin film solar cells. 1. Introduction As the energy crisis further deepens in the 21st century, the existing development level for solar cells has already failed to satisfy increasing social demands for energy. This phenomenon is mainly reflected in the costly high-purity silicon solar panels, in the defects at new amorphous silicon (a-Si) during energy conversion, and in the limited theoretical energy conversion efficiency (around 25%) of silicon solar panels as well.
    [Show full text]
  • SUMCO Products That Support Our Lives
    SUMCO Products that Support Our Lives SUMCO manufactures silicon wafers, a key material in semiconductor devices. Semiconductor devices that use SUMCO’s silicon Trains, Bullet Trains Devices called power semiconductors are Medical Equipments In the medical field, medical equipment has wafers support our lives in a variety of ways, from electronic devices around us such as mobile phones, computers, smartphones used to control electric power. These devices continued to evolve, with the advent of high- and digital appliances to automobiles, medical equipment, industrial machinery control units, as well as the control of public are technically complex and require reliable precision diagnostic imaging equipment and transportation and infrastructure. control of large amounts of power and power surgery robots capable of precise control. saving performance, making this a specialized A large number of silicon wafers are used field. in these medical devices, and the silicon Power supply control for heavy electric wafers that serve as their substrates require machinery, in particular, such as electric trains high reliability, especially as human lives are that use power of over 1000V, requires special involved. SUMCO’s silicon wafers contribute to know-how for the silicon wafers, as well. the advance of medicine. Automobiles Numerous semiconductor devices Data Centers With smartphones and computers are at work inside motor vehicles. An (Server Rooms) becoming increasingly sophisticated, extremely high level of quality and vast quantities of data in the form of Power Generation reliability is required for silicon wafers high-quality photographs and vid- Smart Card Devices Facilities and Public to be used for motor control in electric eos are being processed in the cloud vehicles (EV) and hybrid vehicles (HV/ and stored in data centers.
    [Show full text]
  • Thin-Film Silicon Solar Cells
    SOLAR CELLS Chapter 7. Thin-Film Silicon Solar Cells Chapter 7. THIN-FILM SILICON SOLAR CELLS 7.1 Introduction The simplest semiconductor junction that is used in solar cells for separating photo- generated charge carriers is the p-n junction, an interface between the p-type region and n- type region of one semiconductor. Therefore, the basic semiconductor property of a material, the possibility to vary its conductivity by doping, has to be demonstrated first before the material can be considered as a suitable candidate for solar cells. This was the case for amorphous silicon. The first amorphous silicon layers were reported in 1965 as films of "silicon from silane" deposited in a radio frequency glow discharge1. Nevertheless, it took more ten years until Spear and LeComber, scientists from Dundee University, demonstrated that amorphous silicon had semiconducting properties by showing that amorphous silicon could be doped n- type and p-type by adding phosphine or diborane to the glow discharge gas mixture, respectively2. This was a far-reaching discovery since until that time it had been generally thought that amorphous silicon could not be doped. At that time it was not recognised immediately that hydrogen played an important role in the newly made amorphous silicon doped films. In fact, amorphous silicon suitable for electronic applications, where doping is required, is an alloy of silicon and hydrogen. The electronic-grade amorphous silicon is therefore called hydrogenated amorphous silicon (a-Si:H). 1 H.F. Sterling and R.C.G. Swann, Solid-State Electron. 8 (1965) p. 653-654. 2 W. Spear and P.
    [Show full text]
  • Semiconductor Industry
    Semiconductor industry Heat transfer solutions for the semiconductor manufacturing industry In the microelectronics industry a the cleanroom, an area where the The following applications are all semiconductor fabrication plant environment is controlled to manufactured in a semicon fab: (commonly called a fab) is a factory eliminate all dust – even a single where devices such as integrated speck can ruin a microcircuit, which Microchips: Manufacturing of chips circuits are manufactured. A business has features much smaller than with integrated circuits. that operates a semiconductor fab for dust. The cleanroom must also be LED lighting: Manufacturing of LED the purpose of fabricating the designs dampened against vibration and lamps for lighting purposes. of other companies, such as fabless kept within narrow bands of PV industry: Manufacturing of solar semiconductor companies, is known temperature and humidity. cells, based on Si wafer technology or as a foundry. If a foundry does not also thin film technology. produce its own designs, it is known Controlling temperature and Flat panel displays: Manufacturing of as a pure-play semiconductor foundry. humidity is critical for minimizing flat panels for everything from mobile static electricity. phones and other handheld devices, Fabs require many expensive devices up to large size TV monitors. to function. The central part of a fab is Electronics: Manufacturing of printed circuit boards (PCB), computer and electronic components. Semiconductor plant Waste treatment The cleanroom Processing equipment Preparation of acids and chemicals Utility equipment Wafer preparation Water treatment PCW Water treatment UPW The principal layout and functions of would be the least complex, requiring capacities. Unique materials combined the fab are similar in all the industries.
    [Show full text]
  • Laser Grinding of Single-Crystal Silicon Wafer for Surface Finishing and Electrical Properties
    micromachines Article Laser Grinding of Single-Crystal Silicon Wafer for Surface Finishing and Electrical Properties Xinxin Li 1,†, Yimeng Wang 1,† and Yingchun Guan 1,2,3,4,* 1 School of Mechanical Engineering and Automation, Beihang University, 37 Xueyuan Road, Beijing 100083, China; [email protected] (X.L.); [email protected] (Y.W.) 2 National Engineering Laboratory of Additive Manufacturing for Large Metallic Components, Beihang University, 37 Xueyuan Road, Beijing 100083, China 3 International Research Institute for Multidisciplinary Science, Beihang University, 37 Xueyuan Road, Beijing 100083, China 4 Ningbo Innovation Research Institute, Beihang University, Beilun District, Ningbo 315800, China * Correspondence: [email protected] † The two authors contributed equally to this work. Abstract: In this paper, we first report the laser grinding method for a single-crystal silicon wafer machined by diamond sawing. 3D laser scanning confocal microscope (LSCM), X-ray diffraction (XRD), scanning electron microscope (SEM), X-ray photoelectron spectroscopy (XPS), laser micro- Raman spectroscopy were utilized to characterize the surface quality of laser-grinded Si. Results show that SiO2 layer derived from mechanical machining process has been efficiently removed after laser grinding. Surface roughness Ra has been reduced from original 400 nm to 75 nm. No obvious damages such as micro-cracks or micro-holes have been observed at the laser-grinded surface. In addition, laser grinding causes little effect on the resistivity of single-crystal silicon wafer. The insights obtained in this study provide a facile method for laser grinding silicon wafer to realize highly efficient grinding on demand. Citation: Li, X.; Wang, Y.; Guan, Y.
    [Show full text]
  • A Study on the Countermeasures and Suggestions of Technology
    4th International Education, Economics, Social Science, Arts, Sports and Management Engineering Conference (IEESASM 2016) A Study on the Countermeasures and Suggestions of Technology Transfer in the Solar Cells Industry in China Lvcheng Lia, Guoping Chengb School of Management, Wuhan University of Technology, Wuhan 430070, China [email protected], [email protected] Keywords: solar cells; technology transfer; countermeasures and suggestions Abstract. This paper analyzes the development and industrialization of solar cells of three generations: mono-crystalline silicon and polycrystalline silicon solar cell, thin-film solar cell and nanocrystalline solar cell. It is believed that technology transfer and university-industry collaboration play important roles in the solar cells industry; and put forward reasonable suggestions for improvements from the aspects of financial subsidies, intellectual property, risk compensation system, technology transfer intermediary and cultivation of talents. 1. Introduction New energy technology is one of the most important topics for human's development in the 21st century. The traditional energy sources such as oil and natural gas, have some serious problems like pollution and storage, which cannot satisfy the requirements of human beings and conflict with the sustainable development. As an important component of new energy, solar energy exhibits the advantages of low carbon emission, clean production, flexibility and renewability, which is ideal to be applied as a new alternative energy and has become the focus of the scientific community and industry. Presently, the solar cells have already been used in national defense, communications, computers, transportation and many other fields. Due to China's unique geographical advantages, to develop the solar energy is the trend of the time.
    [Show full text]
  • Breaking Wafers Activity the Crystallography Learning Module Participant Guide
    Breaking Wafers Activity The Crystallography Learning Module Participant Guide Description and Estimated Time to Complete The purpose of this learning module is to introduce the science of crystallography and its importance to microtechnology. Activities provide additional exploration into crystallography and its applications. In this activity you will further explore the crystal planes of silicon by breaking two silicon wafers. By the end of this activity, you should be able to tell from a piece of silicon the specific crystal orientation of the silicon crystal. Estimated Time to Complete Allow at least 15 minutes to complete this activity. Introduction MEMS (microelectromechanical systems) are fabricated using monocrystalline silicon wafers. The wafers are cut from a silicon ingot that is formed by melting chunks of polycrystalline solids in a large crucible. Once melted a “seed crystal” is placed in the liquid silicon to stimulate crystal growth for a specific crystal orientation. Over several hours a long ingot of pure monocrystalline silicon is slowly pulled from the melt. Below are the steps for “growing” this monocrystalline ingot. 1. First we start with very pure polycrystalline silicon material (99.999999999% pure!) 2. The pure silicon is melted in a crucible at 1425°C. (This molten silicon is called “the melt”.) 3. A seed crystal is precisely oriented and mounted on a rod then lowered into the melt (left image). Silicon atoms in the melt align to the same crystal orientation of the seed. 4. As the seed crystal is slowly pulled out of the melt, the seed and the crucible are rotated in opposite directions A large crystal ingot or boule is formed by controlling the temperature gradient of the melt, the speed of rotation, and the rate of the pull of the rod.
    [Show full text]