DOCSLIB.ORG

What Is Computational Lithography and How Does It Keep Moore's Law

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
What Is Computational Lithography and How Does It Keep Moore's Law What Is Computational Lithography and How Does It Keep Moore’s Law Alive? What Is Computational Lithography and How Does It Keep Moore’s Law Alive? By Paul Werbaneth, ASMC Steering Committee Historically, semiconductor device scaling was enabled by the continuous development and implementation of optical lithography innovations — starting from early mask aligner processes through to the 193nm immersion lithography Attend ASMC 2013 schemes employed in High Volume Manufacturing today. May 13-16 -- Saratoga Springs, New York It’s been said many times along the way that the limits of optical lithography are “just around the corner,” necessitating the introduction of new, potentially Keynotes: disruptive lithography technologies in order to maintain the steady course of process node shrinks that productively keeps the semiconductor industry on its Subramani Kengeri, GLOBALFOUNDRIES Moore’s Law course. Tim Hendry, Intel Corporation Bill McClean, IC Insights One such disruptive next-generation lithography technology “just around the optical lithography corner” is EUV Lithography, the subject of intense research Tutorials: Computational Lithography; 3D-ICs and development efforts among lithography equipment suppliers, material Panel: "Supersize Me" (450mm wafers) suppliers, and semiconductor device makers. Many hoped that implementation of next-generation lithography technology using EUVL would occur at the 28nm process node, but that milestone was missed, and it appears likely now that Plus technical sessions! EUVL won’t be deployed until the 10nm process node, if then, despite best efforts ASMC website: www.semi.org/asmc2013 and earnest desires by the entire advanced semiconductor manufacturing community. PDF agenda: Complete ASMC schedule Putting EUVL technology into commercial production is not easily accomplished, as the shift to EUVL requires substantial and revolutionary changes from today’s standard photolithography process modules, and the magnitude of these changes are unprecedented in the history of the semiconductor industry. Until EUVL technology is available for practical use, computational lithography continues to be relied upon as, the required core technology solution to extending optical lithography, and with it, Moore’s Law, into the 20nm, and sub- 20nm manufacturing regimes. One expert well-versed on the subject of computational lithography is Chris Mack. Mack developed the lithography simulation software PROLITH as the founder of FINLE Technologies, and also served as VP of Lithography Technology for KLA-Tencor. He received the 2003 SEMI Award for North America for his efforts in lithography simulation and education. According to Dr. Mack, computational lithography is an umbrella term that covers the application of computationally- intensive physical and empirical models, based on the physics of electromagnetic radiation diffraction and interference effects, and the chemistry of photoresists, to predict and optimize semiconductor device feature patterning. Physics-based rigorous modeling has been used for nearly 40 years to develop new lithography processes and optimize existing ones. Optical Proximity Correction (OPC) is one of the image enhancement techniques that nestles under the computational lithography umbrella. From its early development more than 20 years ago, OPC became an essential contributor to Moore’s Law progress at the 250nm process node and beyond, says Dr. Mack. Source Mask Optimization (SMO), dating from the mid-2000s, is another important application of computational lithography concepts in optical lithography as it is practiced today. ”It is fair to say that current optical lithography capabilities would be impossible without the use of computational lithography tools, and these techniques will only become more essential in the future,” says Dr. Mack. [N.B. Multiple Patterning (MP) technology is also needed for the current generation of semiconductor device designs. Double patterning technology (DPT) is required for the 22 / 14nm technology node, and triple patterning or quadruple patterning (QP) for 14 / 10nm.] The figure below illustrates a simplified flow of how computational lithography is used today. As shown: the sequence of photomask data processing, from design to chrome, and then of wafer processing, from chrome to wafer, consists of computational lithography modules including MP (Multi-Patterning), SMO (Source Mask Optimization), OPC (Optical Proximity Correction), SRAF (Sub-Resolution Assist Feature), MRC (Mask Rule Check), Verification, and MDP (Mask Data Processing). Source: Brion Technologies The first step in this flow is to decide the scanner source (or illumination), which significantly impacts CD accuracy, based on critical clips of the chip layout data. A source mask optimization tool is essential for advanced scaling. Once the source is determined, mask optimization of the full-chip layout is carried out using the optimized source. The flow of this process is: 1) A pre-OPC step is used to bias patterns with a known strong etch process influence, 2) The SRAF size and placement is determined, 3) The mask pattern undergoes OPC, 4) A final full-chip process window verification check is performed to see if any lithographic hot spots are found, with a feedback loop if this is the case. Only after all the optimized design data passes the verification process is the data sent to data fracturing for the mask making process. The graphic below, published by imec, shows a practical example of using computational lithography on a 22nm design contact layer. Without an optimized source and mask (“Standard illumination” in the figure) the process window is essentially too small for manufacturing, even with double patterning. Source: Brion Technologies; imec Overall, computational lithography has been, and continues to be, a key enabler to achieving the very fine printed image resolutions needed for the process node shrinks that keep the semiconductor industry progressing on its Moore’s law roadmap even as the industry awaits EUV, or another next-generation lithography technology, to be introduced into High Volume Manufacturing. Bringing awareness of different aspects of semiconductor manufacturing challenges is a primary role of SEMI. One of SEMI’s key technology conferences, the Advanced Semiconductor Manufacturing Conference (ASMC), is now in its 24th year, and will be held once again at the Saratoga Hilton Hotel, from May 13–16 2013, in beautiful Saratoga Springs, New York. The computational lithography theme runs strongly throughout ASMC 2013, starting with the first paper in ASMC 2013 Session 1, covering work in computational lithography presented by GLOBALFOUNDRIES, and continuing through into a special tutorial on computational lithography led by Intel Fellow Dr. Vivek Singh, Technology and Manufacturing Group director, Computational Lithography. Additional ASMC 2013 keynotes and tutorials from recognized industry leaders include talks by Subramani Kengeri, vice president, Advanced Technology Architecture, Office of the CTO, GLOBALFOUNDRIES; Tim Hendry, vice president, Technology and Manufacturing Group, Intel; and Bill McClean, president, IC Insights. ASMC 2013 will also feature a 3D-IC tutorial by Sarasvathi Thangaraju, MTS at GLOBALFOUNDRIES, and a 450mm panel discussion led by Paul Farrar, general manager of Albany, New York-based G450C, with executives from Applied Materials, KLA-Tencor, Soitec and TSMC weighing in on where, when, and how much it will cost for the conversion to 450mm wafers from the industry’s current 300mm wafer standard. For more information, please visit www.semi.org/asmc2013 or contact Margaret Kindling at [email protected]. ------------- Paul Werbaneth is a Steering Committee member, SEMI Advanced Semiconductor Manufacturing Conference. SEMI www.semi.org April 9, 2013 .
Load more

Recommended publications
  • Laser-Plasma Sources for Extreme-Ultraviolet Lithography
    Laser-Plasma Sources for Extreme-Ultraviolet Lithography BJÖRN A. M. HANSSON Doctoral Thesis Stockholm, Sweden 2003 TRITA FYS 2003-56 ISSN 0280-316X KTH ISRN KTH/FYS/--03:56--SE SE-100 44 Stockholm ISBN 91-7283-658-X SWEDEN Akademisk avhandling som med tillstånd av Kungl Tekniska högskolan framlägges till offentlig granskning för avläggande av teknologie doktorsexamen fredagen den 19 december 2003 kl. 10.00 i Kollegiesalen, Administrationsbyggnaden, Kungl Tekniska högskolan, Valhallavägen 79, Stockholm. °c Björn A. M. Hansson, november 2003 Tryck: Universitetsservice US AB iii Abstract This thesis describes the development and characterization of a liquid- xenon-jet laser-plasma source for extreme-ultraviolet (EUV) radiation. It is shown how this source may be suitable for production-scale EUV lithography (EUVL). EUVL is one of the main candidates to succeed deep-ultraviolet (DUV) lithography for large-scale manufacturing of integrated circuits (IC). However, a major obstacle towards the realization of EUVL is the current unavailability of a source meeting the tough requirements on especially power and clean- liness for operation in an EUVL stepper. The liquid-xenon-jet laser-plasma concept has key advantages that may make it suitable for EUVL since, e.g., its plasma consists only of the inert noble gas xenon and since the liquid- jet target technology enables plasma operation at large distances from the source-hardware thereby reducing sputtering and to allowing for high-power operation. At the beginning of the work described in this thesis, a spatial insta- bility of the liquid-xenon-jet made stable operation of a plasma at practical distances from the nozzle orifice difficult.
    [Show full text]
  • Advancing Technology
    17075 Thornmint Court San Diego, CA 92127 United States Tel +1.858.385.7300 Cymer, Fax +1.858.385.7100 www.cymer.com Inc.: Advancing Technology This is a Greener Annual Report. Cymer is committed to reducing its impact on the environment. By producing our report this way, we lessened the impact on the environment in the following ways: Realized Savings: Advancing Technology 2 TREES PRESERVED 5 LBS. WATERBORNE FOR THE FUTURE WASTE NOT CREATED 86 LBS. SOLID 170 LBS. WASTE NOT GENERATED GREENHOUSE GASES PREVENTED 2008 781 GAL. WASTEWATER 1,301,562 BTUS OF FLOW SAVED ENERGY NOT CONSUMED Annual Environmental impact estimates for savings pertaining to the use of post consumer recycled fiber share the same common refer- ence data as the Environmental Defense Fund paper calculator, Report which is based on research done by the Paper Task Force, a peer-reviewed study of the lifecycle environmental impacts of paper production and disposal. 2008 Annual Report 491765.Merrill.Cov.cs3.indd 1 3/30/3/30/0909 4:43:44 PM Offices To Our Shareholders, Headquarters Cymer, Inc. Significant Advancement in EUV: Commercializing the 17075 Thornmint Court San Diego, CA 92127 DUV and EUV Light Source Next Generation of Light United States Tel: +1.858.385.7300 Leadership Source Technology Fax: +1.858.385.7100 2008 was a pivotal year for Cymer—a year that we are Scalable light source, wavelength and power are nec- www.cymer.com proud of. Even as the unprecedented economic slow- essary for the future of semiconductor manufacturing. Cymer B.V. European Headquarters down continued to unfold, we made significant progress Cymer’s laser produced plasma EUV source develop- Planetenbaan 16-BG ment and innovation places us in a strong competitive 3606 AK Maarssen advancing our global light source leadership position.
    [Show full text]
  • Download 2020 Annual Report Based on IFRS
    Annual Report 2020 ’ASML ANNUAL2 REPORT 2020 01 Contents 2020 at a glance Leadership and governance 5 Interview with our CEO 106 Corporate governance 7 2020 Highlights 119 Message from the Chair of our Supervisory Board 8 Business as (un)usual 120 Supervisory Board report 135 Remuneration report Who we are and what we do 10 Our company 147 Directors’ Responsibility Statement 14 Our products and services 17 Our markets Consolidated Financial Statements 18 Semiconductor industry trends and opportunities 150 Consolidated Statement of Profit or Loss 22 How we create value 151 Consolidated Statement of Comprehensive Income 24 Our strategy 152 Consolidated Statement of Financial Position 153 Consolidated Statement of Changes in Equity What we achieved in 2020 154 Consolidated Statement of Cash Flows 27 Technology and innovation ecosystem 155 Notes to the Consolidated Financial Statements 39 Our people 53 Our supply chain Company Financial Statements 59 Circular economy 209 Company Balance Sheet 65 Climate and energy 210 Company Statement of Profit or Loss 211 Notes to the Company Financial Statements CFO financial review 74 Financial performance Other Information 81 Financing policy 217 Adoption of Financial Statements 83 Tax policy 218 Independent auditor’s report 85 Long-term growth opportunities Non-financial statements How we manage risk 225 Assurance Report of the Independent Auditor 87 How we manage risk 227 About the non-financial information 92 Risk factors 229 Non-financial indicators 100 Responsible business 244 Materiality: assessing our impact 247 Stakeholder engagement 250 Other appendices 253 Definitions A definition or explanation of abbreviations, technical terms and other terms used throughout this Annual Report can be found in the chapter Definitions.
    [Show full text]
  • Lower BW and Its Impact on the Patterning Performance
    Lower BW and its impact on the patterning performance Paolo Alagnaa, Greg Rechtsteinerb, Vadim Timoshkovc, Patrick Wongd Will Conleyb, Jan Baselmansc a) Cymer LLC, Kapeldreef 75, 3001 Leuven, Belgium b) Cymer LLC, 17075 Thornmint Court, San Diego, CA 92127 c) ASML Netherlands B. V. De Run 6501, 5504 DR Veldhoven, The Netherlands d) imec, Kapeldreef 75, 3001 Leuven, Belgium ABSTRACT Patterning solutions based on ArF immersion lithography are the fundamental enablers of device scaling. In order to meet the challenges of industry technology roadmaps, tool makers in the DUV lithography area are continuously investigating all of the interactions between equipment parameters and patterning in order to identify potential margins of improvement. Cymer, a light source manufacturer, is fully involved and is playing a crucial role in these investigations. As demonstrated by recent studies[1], a significant improvement to multiple patterning solutions can be achieved by leveraging light source capabilities. In particular, bandwidth is a key knob that can be leveraged to improve patterning. While previous publications[1,2] assessed contrast loss induced by increased bandwidth, this work will expand the research in the opposite direction and will investigate how patterning can be affected by improved image contrast achieved through a reduction in bandwidth. The impact of lower bandwidth is assesses using experimental and simulation studies and provide persuasive results which suggest continued studies in this area. Keywords : Laser bandwidth, focus blur, chromatic aberration, low bandwidth 1. INTRODUCTION With the delay in the implementation of EUV scanners in high volume manufacturing (HVM), the usage of the DUV immersion lithography continues to enable future lithographic nodes.
    [Show full text]
  • 2018 EUVL Workshop Abstracts
    2018 EUVL Workshop June 11-14, 2018 CXRO, LBL ▪ Berkeley, CA Workshop Abstracts 2018 EUVL Workshop 2018 EUVL Workshop Sponsors Platinum Level Sponsor Gold Level Sponsors Organized by Vivek Bakshi (EUV Litho, Inc.), Chair Patrick Naulleau (CXRO), Co-Chair www.euvlitho.com 1 2018 EUVL Workshop Contents Abstracts by Paper Numbers ________________________________________ 4 www.euvlitho.com 2 2018 EUVL Workshop Abstracts (Listed by Paper number) www.euvlitho.com 3 2018 EUVL Workshop P1 EUV Lithography at the Threshold of High Volume Manufacturing (Keynote Presentation) Harry J. Levinson GLOBALFOUNDRIES, Santa Clara, CA After decades of research and development, EUV lithography is poised for use in high volume manufacturing (HVM). For the first generation of manufacturing in which EUV lithography will be used, engineers are focused on practical issues, such as equipment reliability and productivity, mask defectivity, overlay, and wafer yield. Improvements are needed to have wafer costs using EUV lithography that are no higher than achieved with optical immersion triple patterning. Looking ahead to second generation EUV lithography, technology complexity increases significantly. For example, OPC will need to account for multiple consequences of mask 3D phenomena, affecting pattern placement as well as critical dimension control. Resist stochastic effects currently limit the resolution capability of EUV lithography. The extension of EUV lithography will require higher exposure doses to reduce these stochastic effects, but with attendant impact on productivity and process control. In spite of challenges, foundational capabilities with EUV lithography have been established, and we have potential for enabling the continued scaling of integrated circuits. Presenting Author Harry J. Levinson is Sr.
    [Show full text]
  • Immersion Lithography: Photomask and Wafer-Level Materials
    ANRV380-MR39-05 ARI 27 May 2009 14:25 Immersion Lithography: Photomask and Wafer-Level Materials Roger H. French and Hoang V. Tran DuPont Co. Central Research, E400-5207 Experimental Station, Wilmington, DE 19880-0400; email: [email protected] Annu. Rev. Mater. Res. 2009. 39:93–126 Key Words First published online as a Review in Advance on by Dr. Roger French on 07/14/09. For personal use only. photoresist, pellicle, high-index fluid, phase shift, double patterning March 3, 2009 The Annual Review of Materials Research is online at Abstract matsci.annualreviews.org Optical immersion lithography utilizes liquids with refractive indices >1 This article’s doi: (the index of air) below the last lens element to enhance numerical aper- Annu. Rev. Mater. Res. 2009.39:93-126. Downloaded from arjournals.annualreviews.org 10.1146/annurev-matsci-082908-145350 ture and resolution, enabling sub-40-nm feature patterning. This shift from Copyright c 2009 by Annual Reviews. conventional dry optical lithography introduces numerous challenges re- All rights reserved quiring innovations in materials at all imaging stack levels. In this article, 1531-7331/09/0804-0093$20.00 we highlight the recent materials advances in photomasks, immersion fluids, topcoats, and photoresists. Some of the challenges encountered include the fluids’ and photomask materials’ UV durability, the high-index liquids’ com- patibility with topcoats and photoresists, and overall immersion imaging and defectivity performance. In addition, we include a section on novel materi- als and methods for double-patterning lithography—a technique that may further extend immersion technology by effectively doubling a less dense pattern’s line density.
    [Show full text]
  • The Semiconductor Supply Chain: Assessing National Competitiveness
    January 2021 The Semiconductor Supply Chain: Assessing National Competitiveness CSET Issue Brief AUTHOR Saif M. Khan Alexander Mann Dahlia Peterson Table of Contents Executive Summary ............................................................................................... 3 Introduction and Overview .................................................................................. 5 Research and Development ............................................................................... 12 Production ............................................................................................................ 14 Design ........................................................................................................................ 15 Fabrication ................................................................................................................. 19 Assembly, Testing, and Packaging .......................................................................... 23 Semiconductor Manufacturing Equipment ....................................................... 25 Wafer Manufacturing, Wafer Marking, and Handling ......................................... 26 Ion Implanters ............................................................................................................ 28 Lithography ................................................................................................................ 30 Deposition .................................................................................................................
    [Show full text]
  • Analysis and Modeling of Photomask Near-Fields in Sub-Wavelength Deep Ultraviolet Lithography with Optical Proximity Corrections
    University of California Los Angeles Analysis and Modeling of Photomask Near-Fields in Sub-wavelength Deep Ultraviolet Lithography with Optical Proximity Corrections A dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy in Electrical Engineering by Jaione Tirapu Azpiroz 2004 °c Copyright by Jaione Tirapu Azpiroz 2004 The dissertation of Jaione Tirapu Azpiroz is approved. Tatsuo Itoh Stanley Osher Yahya Rahmat-Samii Eli Yablonovitch, Committee Chair University of California, Los Angeles 2004 ii Table of Contents 1 Introduction :::::::::::::::::::::::::::::::: 1 1.1 The Lithography Process . 2 1.1.1 Illumination Con¯guration . 3 1.1.2 Reticle . 5 1.1.3 Projection Optics . 5 1.1.4 Photoresist . 6 1.1.5 Technology Node . 7 1.2 Process Parameters . 9 1.2.1 Numerical Aperture . 9 1.2.2 Resolution . 9 1.2.3 Depth of Focus . 11 1.2.4 Partial Coherent Factor . 12 1.3 Resolution Enhancement Techniques . 13 1.3.1 Sub-Wavelength Lithography . 13 1.3.2 O®-Axis illumination . 14 1.3.3 Optical Proximity Correction . 15 1.3.4 Phase-Shifting Masks . 16 1.3.5 Immersion Lithography . 18 1.4 Modeling of the Lithography Process . 19 1.4.1 Modeling of the Illumination System . 19 1.4.2 Reticle Electromagnetic Field Evaluation . 19 iii 1.4.3 Formulation of the Imaging System . 22 1.4.4 Resist Modeling . 23 1.5 In This Thesis . 24 2 Vector Formulation of the Imaging System :::::::::::: 25 2.1 Wolf's Formulation of Debye's Integral . 26 2.1.1 Electromagnetic Fields at the Entrance Pupil .
    [Show full text]
  • Scanning Evanescent Wave Lithography for Sub-22Nm Generations Peng Xie
    Rochester Institute of Technology RIT Scholar Works Theses Thesis/Dissertation Collections 2012 Scanning evanescent wave lithography for sub-22nm generations Peng Xie Follow this and additional works at: http://scholarworks.rit.edu/theses Recommended Citation Xie, Peng, "Scanning evanescent wave lithography for sub-22nm generations" (2012). Thesis. Rochester Institute of Technology. Accessed from This Dissertation is brought to you for free and open access by the Thesis/Dissertation Collections at RIT Scholar Works. It has been accepted for inclusion in Theses by an authorized administrator of RIT Scholar Works. For more information, please contact [email protected]. SCANNING EVANESCENT WAVE LITHOGRAPHY FOR SUB-22 NM GENERATIONS by PENG XIE A DISSERTATION Submitted in partial fulfillment of the requirements For the degree of Doctor of Philosophy in Microsystems Engineering at the Rochester Institute of Technology November 2012 Author: _________________________________________________________________ Peng Xie Microsystems Engineering Program Certified by: _____________________________________________________________ Bruce W. Smith, Pd.D. Professor of Microsystems Engineering Approved by: ____________________________________________________________ Bruce W. Smith, Ph.D. Director of Microsystems Engineering Program Certified by: _____________________________________________________________ Harvey J. Palmer, Ph.D. Dean, Kate Gleason College of Engineering Scanning Evanescent Wave Lithography for Sub-22nm Generations By Peng Xie Submitted
    [Show full text]
  • For Immersion Lithography
    Resolution Enhancement Techniques (RET) for Immersion Lithography LING MOH LUNG NATIONAL UNIVERSITY OF SINGAPORE 2010 Resolution Enhancement Techniques (RET) for Immersion Lithography LING MOH LUNG (B.Eng. (Hons), NUS) A THESIS SUBMITTED FOR THE DEGREE OF DOCTOR OF PHILOSOPHY DEPARTMENT OF MECHANICAL ENGINEERING NATIONAL UNIVERSITY OF SINGAPORE 2010 Acknowledgements I would like to express my outmost gratitude towards my project supervisors, Prof Tay Cho Jui and Prof Quan Chenggen for their guidance in this research work. They have been very patient in guiding and providing insightful advices which is helpful in my progress. Working under them has been a very fruitful learning experience. I would like to thank Prof Tay for his patience on checking through my manuscript and this dissertation to ensure they are technically and grammatically correct. Furthermore, I feel thankful to have Prof Quan for the productive discussion on technical aspect of this work. This project is a joint effort between National Universtiy of Singapore (NUS) and GlobalFoundries Singapore Private Limited. I am always grateful to have Dr. Lin Qunying, and Dr. Chua Gek Soon as my mentors. Dr. Lin has been helpful in providing the necessary resources for this project and we have numerous constructive discussions. I appreciate her efforts in guiding me. Dr. Chua has been a wonderful mentor as well. Throughout the course of this study, he has inspired me to explore and think independently. I would not have learnt as much without his guidance. He has shared useful experiences and motivated me along the course of this study. Furthermore, I would like to also thank Tan Sia Kim.
    [Show full text]