High Performance Security for Oracle Database and Fusion Middleware Applications Using SPARC T4

Total Page:16

File Type:pdf, Size:1020Kb

High Performance Security for Oracle Database and Fusion Middleware Applications Using SPARC T4 An Oracle Technical White Paper April 2012 High Performance Security For Oracle Database and Fusion Middleware Applications using SPARC T4 High performance Security for Oracle Database and Fusion Middleware Applications using SPARC T4 Introduction ......................................................................................................... 3 Target Audience and Assumed Knowledge ......................................................... 3 The Role of Oracle SPARC T4 Processor in Application Security ........................ 4 Oracle SPARC T4 – Integrated Cryptographic Acceleration ................................ 5 Cryptographic Operational Models: SPARC T4 versus SPARC T3 ................. 7 The Role of Oracle Solaris Cryptographic Framework ..................................... 7 Oracle SPARC T4: High Performance Security Characteristics ........................... 8 Hardware and Software Environments Used ................................................... 8 Oracle WebLogic Security – SSL/TLS Performance ........................................ 8 Oracle Fusion Middleware Security – WS-Security Performance ..................... 9 Oracle Database Security – TDE Performance .............................................. 10 Enabling Cryptographic Acceleration For End to End Security .......................... 13 Oracle Fusion Middleware: Applied Security Scenarios ..................................... 13 Transport-Layer Security Acceleration ............................................................... 14 Using Sun JCE .............................................................................................. 14 Accelerating SSL using SunPKCS11 Provider ........................................................ 15 Accelerating SSL using Oracle Ucrypto Provider ..................................................... 16 Using Solaris KSSL ....................................................................................... 16 Configuring KSSL for WebLogic SSL Acceleration .................................................. 18 Using OpenSSL Certificates (Flat-file Keystore) ...................................................... 18 Using PKCS#11 based Keystores and Hardware Security Modules ....................... 19 Using SSL Cipher Suites .......................................................................................... 20 Using Apache Web Server SSL ..................................................................... 20 Message-Layer Security Acceleration................................................................ 21 Accelerating Message-Layer Security using Oracle WSM ............................. 21 Verifying Hardware-Assisted Security for Oracle Fusion Middleware ............. 29 Oracle Database Security Using Oracle SPARC T4 Processor ......................... 30 Transparent Data Encryption (TDE): Applied Scenarios ................................ 31 High performance Security for Oracle Database and Fusion Middleware Applications using SPARC T4 Master key Management using Solaris PKCS#11 Softtoken .......................... 32 Accelerating Tablespace Encryption .............................................................. 33 Testing and Verifying Oracle TDE on Oracle SPARC T4 and Solaris 11 ................ 33 Accelerating Oracle Network Data Encryption ............................................... 36 Verifying Hardware-Assisted Security for Oracle TDE ................................... 36 Securing Data at Rest using ZFS Encryption ..................................................... 37 Summary ........................................................................................................... 37 Further References............................................................................................ 39 High performance Security for Oracle Database and Fusion Middleware Applications using SPARC T4 Introduction This document presents the high performance security characteristics of using the cryptographic acceleration capabilities of Oracle SPARC T4 processor based Servers for Oracle Fusion Middleware and Oracle Database applications. This document explores the technical details of Oracle SPARC T4 processor’s high-performance cryptography features and its applied techniques to secure Oracle Weblogic server, Oracle Fusion Middleware and Oracle Database server based applications. In addition, it also drills down on the technical pre-requisites, configuration, and deployment and its verification guidelines for delivering Oracle SPARC T4 hardware-assisted cryptographic acceleration solutions for end-to-end application security scenarios where the use of cryptography is deemed critical. The derived high performance security benefits can be leveraged into different application solutions of Oracle “Red Stack” that represents the complete set of application software, middleware and infrastructure software. Target Audience and Assumed Knowledge This document is intended for security enthusiasts, developers and administrators of Oracle Weblogic server, Oracle Fusion Middleware, Oracle Database and Solaris deployed applications, who have been tasked to design, deploy and integrate the on-chip cryptographic capabilities of Oracle SPARC T4 processor based servers. The developers and administrators should be familiar with the installation of Oracle SPARC T4 processor based servers, Oracle Solaris 11, Oracle Database Advanced Security for Transparent Data Encryption features, Oracle WebLogic server and Fusion Middleware security techniques for secure communication using SSL/TLS protocols and secure XML Web services using WS-Security standards. 3 High performance Security for Oracle Database and Fusion Middleware Applications using SPARC T4 The Role of Oracle SPARC T4 Processor in Application Security As security has taken unprecedented importance in all facets of the IT industry, today organizations are proactively adopting to cryptographic mechanisms to protect their business information from internal and external threats, unauthorized access and also to ensure its confidentiality and integrity during transit and storage. Cryptographic operations are heavily compute- intensive which burdens the host system with additional CPU cycles and network bandwidth resulting significant degradation of overall throughput of the system and its hosted applications. For example, a host server capable of processing 1000 transactions per second can perform only 10 transactions per sec after deploying SSL for securing the hosted application. To speed up cryptographic performance, security experts often recommend and use cryptographic accelerator appliances to offload cryptographic operations and save CPU cycles for enhancing the system throughput and its hosted applications. While useful, adopting a specialized appliance for offloading cryptographic operations introduces a new set of complexities and issues in terms of additional installation, configuration and testing procedures that significantly increases the power demands and costs of deployment projects. Foreseeing the need for special-purpose hardware that can outpace workload demands, Oracle introduced the industry's fastest on-chip hardware cryptographic capabilities into its family of Oracle SPARC T-series processors - UltraSPARC® T1, T2, T2 Plus, T3 and T4 processors equipped with CoolThreads™ technology. The following graph (Refer Figure 1) presents the security performance gains achieved by the Oracle SPARC T4 processor based on-core cryptographic instructions (hardware acceleration) for a Web application security (SSL/TLS communication scenario) in comparison with just using software-managed cryptographic operations (no acceleration). Figure 1: Web Application Security: No Acceleration vs. SPARC T4 Hardware Acceleration 4 High performance Security for Oracle Database and Fusion Middleware Applications using SPARC T4 Oracle SPARC T4 – Integrated Cryptographic Acceleration The Oracle’s new SPARC T4 processor is the fifth generation of Oracle SPARC T-series processors family that represents a fundamental redesign of the core within a SPARC multi- core/multi-threaded processor architecture. By redesigning the cores within each processor, introducing a new floating-point pipeline and further increasing network bandwidth, the new T4 processor is able to provide approximately 5X the single-threaded throughput gains comparing to its predecessor SPARC T3 processor. The T4 processor provides 64 threads per processor, on-chip memory management, two 10 GbE interfaces, dual on-chip based PCIe Generation 2 root complexes, on-chip/on-core based cryptographic acceleration and hardware-enabled virtualization capabilities. As a result, The SPARC T4 processor eliminates the need for expensive custom hardware and software development by integrating computing, security, and I/O onto a single chip. The SPARC T4 processor is shown in Figure 2. Figure 2: Oracle SPARC T4 processor The Oracle SPARC T4 features on-core cryptographic algorithms made available as unprivileged ISA instructions. To support cryptographic operations, each core of the Oracle SPARC T4 processor contains a Stream Processing Unit (SPU) that performs cryptographic functions at the same clock speed as the core. The SPU on each is implemented within the core pipelines, accessible by 29 new user-level instructions for performing cryptographic functions. During a cryptographic operation, the cryptographic function will leverage SPU and also use parts of Floating Point/Graphics Unit (FGU) and Integer
Recommended publications
  • Sun SPARC Enterprise® M3000 Server
    Sun SPARC Enterprise ® M3000 Server Enabling Enterprise performance and Mission Critical RAS in an ultra dense footprint at an entry-level price < Growing demand for scalability and 24x7 availability coupled with modern economic realities are re-shaping the design of the multi-tiered datacenter. Customers desire products and solutions that reduce their overall cost and complexity by combining low price, better price/performance, improved environmental requirements, system manageability, and increased availability. Now, for the first time, IT organizations can securely, reliably, and eco-efficiently serve millions of new customers and communities with mainframe class reliability in a 2 RU footprint while maintaining their ability to seamlessly scale up with the Sun SPARC Enterprise® M3000 server. Highlights • 1 CPU, 2 RU entry level enterprise Keep pace with expanding needs Power efficient virtualization technologies class server based on the quad-core With its compact, low power consumption and The compact and flexible SPARC Enterprise SPARC64® VII processor native to the lightweight design the SPARC Enterprise M3000 M3000 server delivers greatly improved M-Series portfolio server was architected to help our customers business efficiency and with its high density • Seamless scalability from 1 CPU up to contain existing application fees, deploy new design the M3000 shows a 50 percent reduction 64 CPUs within the same family and business services and consolidate existing in space and power consumption all while without changing the management system distributed systems more cost effectively and doubling the performance when compared to • Advanced virtualization technologies, reliably than ever before. the Sun Fire™ V445 server. In addition, its light methodologies, and services, making Sun weight design avoids rackmount floor-loading SPARC Enterprise® servers ideal for Because it is part of the SPARC Enterprise concerns.
    [Show full text]
  • Oracle Solaris and Oracle SPARC Systems—Integrated and Optimized for Mission Critical Computing
    An Oracle White Paper September 2010 Oracle Solaris and Oracle SPARC Servers— Integrated and Optimized for Mission Critical Computing Oracle Solaris and Oracle SPARC Systems—Integrated and Optimized for Mission Critical Computing Executive Overview ............................................................................. 1 Introduction—Oracle Datacenter Integration ....................................... 1 Overview ............................................................................................. 3 The Oracle Solaris Ecosystem ........................................................ 3 SPARC Processors ......................................................................... 4 Architected for Reliability ..................................................................... 7 Oracle Solaris Predictive Self Healing ............................................ 7 Highly Reliable Memory Subsystems .............................................. 9 Oracle Solaris ZFS for Reliable Data ............................................ 10 Reliable Networking ...................................................................... 10 Oracle Solaris Cluster ................................................................... 11 Scalable Performance ....................................................................... 14 World Record Performance ........................................................... 16 Sun FlashFire Storage .................................................................. 19 Network Performance ..................................................................
    [Show full text]
  • Sun SPARC Enterprise T5440 Servers
    Sun SPARC Enterprise® T5440 Server Just the Facts SunWIN token 526118 December 16, 2009 Version 2.3 Distribution restricted to Sun Internal and Authorized Partners Only. Not for distribution otherwise, in whole or in part T5440 Server Just the Facts Dec. 16, 2009 Sun Internal and Authorized Partner Use Only Page 1 of 133 Copyrights ©2008, 2009 Sun Microsystems, Inc. All Rights Reserved. Sun, Sun Microsystems, the Sun logo, Sun Fire, Sun SPARC Enterprise, Solaris, Java, J2EE, Sun Java, SunSpectrum, iForce, VIS, SunVTS, Sun N1, CoolThreads, Sun StorEdge, Sun Enterprise, Netra, SunSpectrum Platinum, SunSpectrum Gold, SunSpectrum Silver, and SunSpectrum Bronze are trademarks or registered trademarks of Sun Microsystems, Inc. in the United States and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the United States and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. UNIX is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. T5440 Server Just the Facts Dec. 16, 2009 Sun Internal and Authorized Partner Use Only Page 2 of 133 Revision History Version Date Comments 1.0 Oct. 13, 2008 - Initial version 1.1 Oct. 16, 2008 - Enhanced I/O Expansion Module section - Notes on release tabs of XSR-1242/XSR-1242E rack - Updated IBM 560 and HP DL580 G5 competitive information - Updates to external storage products 1.2 Nov. 18, 2008 - Number
    [Show full text]
  • Reducing Costs by Improving Server Performance
    REDUCING COSTS BY IMPROVING SERVER PERFORMANCE An IT Director’s Guide March 2009 Abstract Keeping datacenters agile is key as IT organizations support dynamically changing business priorities and cope with economic pressures. By consolidating systems onto the latest server technology and taking advantage of virtualization techniques, enterprises can optimize datacenter efficiency, gain flexibility, and reduce operating costs—without sacrificing performance or impacting service levels. Sun Microsystems, Inc. Table of Contents Introduction ....................................................................................................... 1 Optimize datacenter efficiency with consolidation ................................................ 1 Proof that consolidation works ........................................................................ 1 Refresh the datacenter with the latest server technology .................................. 2 Sun servers with CoolThreads technology ..................................................... 3 Sun SPARC Enterprise M-Series servers ......................................................... 4 Virtualize for even greater savings ................................................................... 4 Putting it all together...................................................................................... 6 Upgrade safely and easily .................................................................................... 7 Try, buy, upgrade, and save.............................................................................
    [Show full text]
  • Leveraging Integrated Cryptographic Service Facility
    Front cover Leveraging Integrated Cryptographic Service Facility Lydia Parziale Redpaper International Technical Support Organization Leveraging Integrated Cryptographic Service Facility January 2018 REDP-5431-00 Note: Before using this information and the product it supports, read the information in “Notices” on page v. First Edition (January 2018) This edition applies to Version 2 Release 3 of IBM z/OS (product number 5650-ZOS). © Copyright International Business Machines Corporation 2018. All rights reserved. Note to U.S. Government Users Restricted Rights -- Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp. Contents Notices . .v Trademarks . vi Preface . vii Authors. vii Now you can become a published author, too! . vii Comments welcome. viii Stay connected to IBM Redbooks . viii Chapter 1. Overview . 1 1.1 The need for cryptography . 2 1.2 Cryptographic architectures . 3 1.2.1 PKCS #11 . 3 1.2.2 IBM Common Cryptographic Architecture. 3 1.3 System Authorization Facility . 4 1.4 What ICSF is . 5 1.4.1 ICSF services . 5 1.4.2 ICSF options . 6 1.4.3 SAF-protecting ICSF services and IBM CCA Keys. 8 Chapter 2. IBM Z hardware cryptography implementation . 9 2.1 CP Assist for Cryptographic Functions . 10 2.2 The IBM Cryptographic Coprocessor . 10 2.3 The Trusted Key Entry workstation . 12 2.3.1 Clear key versus secure key versus protected key. 12 2.3.2 TKE and the benefits of using ICSF and protected keys . 14 Chapter 3. Auditing . 15 3.1 ICSF: Enhanced logging for PCI audit requirements . 16 3.2 ICSF and SMF .
    [Show full text]
  • Oracle's SPARC T5-2, SPARC T5-4, SPARC T5-8, and SPARC T5-1B Server Architecture Oracle's SPARC T5-2, SPARC T5-4, SPARC T5-8, and SPARC T5-1B Server Architecture
    An Oracle White Paper February 2014 Oracle's SPARC T5-2, SPARC T5-4, SPARC T5-8, and SPARC T5-1B Server Architecture Oracle's SPARC T5-2, SPARC T5-4, SPARC T5-8, and SPARC T5-1B Server Architecture Introduction ....................................................................................... 1 Comparison of SPARC T5–Based Server Features........................... 2 SPARC T5 Processor ........................................................................ 3 Taking Oracle’s Multicore/Multithreaded Design to the Next Level 5 SPARC T5 Processor Architecture ................................................ 6 SPARC T5 Processor Cache Architecture ..................................... 8 SPARC T5 Core Architecture ........................................................ 9 Oracle Solaris for Multicore Scalability............................................. 16 Oracle Solaris 11 Operating System ................................................ 18 Oracle Solaris Predictive Self Healing, Fault Management Architecture, and Service Management Facility ....................................................... 19 Oracle Solaris Cryptographic Frameworks................................... 19 End-to-End Virtualization Technology .............................................. 19 A Multithreaded Hypervisor ......................................................... 20 Oracle VM Server for SPARC ...................................................... 20 Oracle Solaris Zones ................................................................... 21 Enterprise-Class
    [Show full text]
  • (12) United States Patent (10) Patent No.: US 9,129,043 B2 Pandya (45) Date of Patent: Sep
    USOO9129043B2 (12) United States Patent (10) Patent No.: US 9,129,043 B2 Pandya (45) Date of Patent: Sep. 8, 2015 (54) 1OOGBPS SECURITY AND SEARCH (56) References Cited ARCHITECTURE USING PROGRAMMABLE INTELLIGENT SEARCH MEMORY U.S. PATENT DOCUMENTS 5, 187,800 A 2f1993 Sutherland (76) Inventor: Ashish A. Pandya, El Dorado Hills, CA 5,640,525 A 6/1997 Yumoto et al. 5,872,972 A 2f1999 Boland et al. (US) 5,968,176 A 10, 1999 Nessett et al. 6,018,779 A 1/2000 Blumenau 6,018,799 A 1/2000 Wallace et al. (*) Notice: Subject to any disclaimer, the term of this 6,021,490 A 2/2000 Vorbach et al. patent is extended or adjusted under 35 6,130,892 A 10/2000 Short et al. U.S.C. 154(b) by 0 days. 6,147,976 A 11/2000 Shand et al. 6,205,537 B1 3/2001 Albonesi 6,237,029 B1 5, 2001 Master et al. (21) Appl. No.: 13/472,042 6,304,973 B1 10/2001 Williams 6.421,742 B1 7, 2002 Tillier (22) Filed: May 15, 2012 6.427,170 B1 7/2002 Sitaraman et al. (Continued) (65) Prior Publication Data FOREIGN PATENT DOCUMENTS US 2013/OO18835A1 Jan. 17, 2013 JP 2002-63060 2, 2002 WO WO 98.54644 12/1998 Related U.S. Application Data (Continued) OTHER PUBLICATIONS (63) Continuation of application No. 13/172.276, filed on Jun. 29, 2011, now Pat. No. 8,200,599, which is a International Search Report Issued in PCT/US2007/86785, mailed continuation of application No.
    [Show full text]
  • P Resentación
    Capital Humano P resentación Essi Projects S.A es una empresa de Ingeniería de Tecnologías de la Información y la Comunicación, especializada en proyectos de integración de sistemas e infraestructura de aplicaciones. Desarrolla su actividad principalmente en la península Ibérica. La compañía está focalizada en la ejecución de proyectos de infraestructura de sistemas, específicamente en las áreas de entornos operativos (servidores, storage, sistemas Unix/Linux), infraestructura de aplicaciones (bases de datos, servidores de aplicaciones y frameworks), sistemas de información y colaboración (herramientas de comunicación, portales), arquitectura de software (J2EE) y seguridad. Essi Projects cuenta con clientes en todos los sectores de la economía. Por segmentación, el 37% en Administración Pública y Educación, el 22% en Grandes Cuentas y el 41% en Pequeñas y Medianas Empresas (24% en Medianas, 17% en Pequeñas). Para llevar a cabo su actividad, Essi Projects mantiene acuerdos permanentes de distribución y colaboración con los principales fabricantes de tecnología, con una especial vinculación con Sun Microsystems, Red Hat/JBoss y Oracle. Essi Projects tiene una empresa filial: eduStance, dedicada a la formación tecnológica de alto nivel en formato presencial y a distancia. eduStance gestiona y provee de formación y certificación oficial de Sun Microsystems (Java, Solaris, JES) y de Red Hat (RHEL y JBoss), así como de consultoría de formación y diseño de proyectos curriculares. Essi Projects ofrece diversos servicios profesionales, entre los que destaca un servicio específico de consultoría tecnológica de alto nivel, centrada en el análisis y diseño de soluciones para proyectos estratégicos. Essi Projects ha sido galardonada en varias ocasiones por fabricantes y mayoristas por su labor en el mercado.
    [Show full text]
  • Table of Contents
    1 Copyright © 2013, Oracle and/or its affiliates. All rights reserved. Safe Harbor Statement The following is intended to outline our general product direction. It is intended for information purposes only, and may not be incorporated into any contract. It is not a commitment to deliver any material, code, or functionality, and should not be relied upon in making purchasing decisions. The development, release, and timing of any features or functionality described for Oracle’s products remains at the sole discretion of Oracle. 2 Copyright © 2013, Oracle and/or its affiliates. All rights reserved. Eine phatastische Reise ins Innere der Hardware Franz Haberhauer Stefan Hinker Oracle Hardware in 3D 5 Copyright © 2013, Oracle and/or its affiliates. All rights reserved. T5 and M5 PCIe Carrier Card . Supports standard low-profile PCIe cards Air Flow PCIe Retimer x16 Connector (x8 electrical) 6 Copyright © 2013, Oracle and/or its affiliates. All rights reserved. PCIe Data Paths: Full System . Two root complexes per T5 processor . Each PCIe port on a T5 processor controls a single PCIe slot 7 Copyright © 2013, Oracle and/or its affiliates. All rights reserved. T5-2 Block Diagram DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB BoB T5-0 T5-1 CPU CPU TPM Host & CPU PCIe Debug CPU PCIe Debug Data Flash DC/DCs 0 1 Port DC/DCs 0 1 Port x8 x8 FPGA x8 x4 x8 x1 HDD0 DBG SAS/SATA x1 HDD0 IO Controller x4 x4 PCIe PCIe SP Module HDD0 get rid of all inside x8 x8 SAS/SATA smallSwitch boxes 0 Switch 1 FRUID HDD0 IO Controller Sideband Mgmt DRAM HDD0 USB 1.1 Keyboard Mouse Service SPI x8 USB 3.0 x8 USB 2.0 Storage Flash HDD0 Host Processor SATA DVD NAND USB 2.0 Hub USB USB 3.0 USB Internal USB Hub VGA VGA REAR IO Board USB2 USB3 VGA USB0 USB1 VGA Serial Enet Quad 10Gig Enet DB15 Mgmt Mgmt Slot 2 (8) 2 Slot (8) 3 Slot (8) 4 Slot (8) 5 Slot (8) 6 Slot (8) 7 Slot (8) 8 Slot Slot 1 (8) 1 Slot 10/100 FAN BOARD REAR IO 8 Copyright © 2013, Oracle and/or its affiliates.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Java™ Performance
    JavaTM Performance The Java™ Series Visit informit.com/thejavaseries for a complete list of available publications. ublications in The Java™ Series are supported, endorsed, and Pwritten by the creators of Java at Sun Microsystems, Inc. This series is the official source for expert instruction in Java and provides the complete set of tools you’ll need to build effective, robust, and portable applications and applets. The Java™ Series is an indispensable resource for anyone looking for definitive information on Java technology. Visit Sun Microsystems Press at sun.com/books to view additional titles for developers, programmers, and system administrators working with Java and other Sun technologies. JavaTM Performance Charlie Hunt Binu John Upper Saddle River, NJ • Boston • Indianapolis • San Francisco New York • Toronto • Montreal • London • Munich • Paris • Madrid Capetown • Sydney • Tokyo • Singapore • Mexico City Many of the designations used by manufacturers and sellers to distinguish their products are claimed as trademarks. Where those designations appear in this book, and the publisher was aware of a trademark claim, the designations have been printed with initial capital letters or in all capitals. Oracle and Java are registered trademarks of Oracle and/or its affiliates. Other names may be trademarks of their respective owners. AMD, Opteron, the AMD logo, and the AMD Opteron logo are trademarks or registered trademarks of Advanced Micro Devices. Intel and Intel Xeon are trademarks or registered trademarks of Intel Corporation. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC Inter- national, Inc. UNIX is a registered trademark licensed through X/Open Company, Ltd.
    [Show full text]
  • Sun SPARC Enterprise M4000/M5000 Servers Product
    Sun SPARCEnterprise™ M4000/M5000 Servers Product Notes For XCP Version 1091 Part No. 821-1036-11 May 2010, Revision A Copyright 2009 Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, California 95054, U.S.A. and FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa-ken 211-8588, Japan. All rights reserved. Sun Microsystems, Inc. and Fujitsu Limited each own or control intellectual property rights relating to products and technology described in this document, and such products, technology and this document are protected by copyright laws, patents and other intellectual property laws and international treaties. The intellectual property rights of Sun Microsystems, Inc. and Fujitsu Limited in such products, technology and this document include, without limitation, one or more of the United States patents listed at http://www.sun.com/patents and one or more additional patents or patent applications in the United States or other countries. This document and the product and technology to which it pertains are distributed under licenses restricting their use, copying, distribution, and decompilation. No part of such product or technology, or of this document, may be reproduced in any form by any means without prior written authorization of Fujitsu Limited and Sun Microsystems, Inc., and their applicable licensors, if any. The furnishing of this document to you does not give you any rights or licenses, express or implied, with respect to the product or technology to which it pertains, and this document does not contain or represent any commitment of any kind on the part of Fujitsu Limited or Sun Microsystems, Inc., or any affiliate of either of them.
    [Show full text]