DOCSLIB.ORG

AVR32 UC3 32-Bit Flash Microcontrollers High Performance and Low Power for Embedded Applications

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
AVR32 UC3 32-Bit Flash Microcontrollers High Performance and Low Power for Embedded Applications MICROCONTROLLERS AVR32 UC3 32-bit Flash Microcontrollers High Performance and Low Power for Embedded Applications The Atmel® AVR®32 UC3 product family is built on the new AVR32 UC core optimized for highly integrated embedded applications requiring microcontrollers with on-chip Flash program memory. UC3 microcontrollers achieve high computation throughput, real-time behavior and low power consumption. AVR32 UC3 Products Key Applications High integration Industrial automation . 10/100 Mbps Ethernet MAC Programmable logic controllers, . USB 2.0 Full Speed On-The-Go industrial networking, robotics, . Up to 64 KB SRAM and 512 KB Flash data recorders . Timers, PWMs, USARTs, ISO7816, Building control IRDA, SPI, TWI, SSC/I²S Control panel, access control, High performance voice processing, biometric identification . Up to 1.3 DMIPS/MHz Medical . DSP arithmetics, Single Cycle MAC Monitors, instrumentation . Zero wait-state Flash Test & measurement . High-speed DMA channels Instrumentation, test equipment . Low interrupt latency (10 cycles maximum for NMI) Communication . Fast GPIO Serial protocol gateways, phones Low power Point of sale . Active: 23 mA at 60 MHz (3.3V) Cash registers, vending machines, . Static: 30 µA (3.3V), 15 µA (1.8V/3.3V) portable terminals AVR32 UC3 32-bit Flash Microcontroller AVR32 UC Core Hazardless 3-stage pipeline, Harvard architecture Modeless 16-bit & 32-bit instruction set Fixed point DSP arithmetic & single-cycle MAC Hardware division Tightly coupled on-chip SRAM Atomic data manipulation Low latency nested interrupt Non-maskable interrupt (NMI) Memory protection unit (MPU) Powerful emulation system including real-time trace Key Features The AVR32 UC core is the first 32-bit core in the industry to integrate single-cycle read/ write SRAM with a direct interface to the pipeline that bypasses the system bus to achieve 1.3 DMIPS/MHz faster execution, better deterministic behaviour and lower power consumption. The core DSP Instructions can deliver up to 1.3 Dhrystone MIPS/MHz, running from on-chip Flash memory. High Code The AVR32 UC core is based on a 3-stage pipeline Harvard architecture and includes Density advanced features such as DSP arithmetics, single-cycle multiply and accumulate Low Power instructions and atomic bit or word read-modify-write instructions. Key Benefits Low system cost High computational throughput The AVR32 instruction set architecture is optimized The AVR32 UC core single cycle operation and for C/C++ languages and gives high code density its tightly coupled SRAM allow high speed data using less memory. transfers and fast computation without latencies from pipeline stalls or system bus arbitrations. High reliability The AVR32 UC3 safely boots from the RC- Deterministic & real-time control oscillator. The brown-out detector and the Specific instructions for atomic read-modify-write hardware watchdog protect the system from (bit banging) and fast interrupt response give environment defects. The Non-Maskable Interrupt precise control of outgoing and incoming external ensures critical event processing. events and allow for fast operating system context The MPU and privilege & unprivileged operating switching. modes keep kernel and application levels separate. Low power Easy to use The AVR32 UC core works smarter. It requires High performance and code density allows lower bus activity and lower operating frequency software designers to use high level programming than other architectures hence providing the best methodologies without execution speed or cost power to performance ratio. penalty. The high featured on-chip emulation system gives better code insights, and shortens debugging time. www.atmel.com (1)(2) Ordering Code Status Flash (KB) RAM (KB) System Bus Layers USART SPI/SSC TWI (I2C compliant) USB / OTG Dev. Peripheral DMA Channels Ethernet MAC 10/100 SRAM/SDRAM Interface 32-bit System Timer 16-bit Timers/ PWM Outputs PWM Timers 10-bit ADC Channels Frequency (MHz) (V)Vcc Green Package RangeTemp. AT32UC3A0512-ALUT I 512 64 6 4 2/1 1 Y/Y 15 Y Y 1 3/6 7 8 66 3.3 LQFP144 Ind. AT32UC3A0256-ALUT I 256 64 6 4 2/1 1 Y/Y 15 Y Y 1 3/6 7 8 66 3.3 LQFP144 Ind. AT32UC3A0128-ALUT I 128 32 6 4 2/1 1 Y/Y 15 Y Y 1 3/6 7 8 66 3.3 LQFP144 Ind. AT32UC3A1512-AUT I 512 64 6 4 2/1 1 Y/Y 15 Y – 1 3/6 7 8 66 3.3 TQFP100 Ind. AT32UC3A1256-AUT I 256 64 6 4 2/1 1 Y/Y 15 Y – 1 3/6 7 8 66 3.3 TQFP100 Ind. AT32UC3A1128-AUT I 128 32 6 4 2/1 1 Y/Y 15 Y – 1 3/6 7 8 66 3.3 TQFP100 Ind. AT32UC3A2512-AUT P 512 64 6 4 2/1 1 Y/Y 15 – – 1 3/6 7 8 66 3.3 TQFP100 Ind. AT32UC3A2256-AUT P 256 64 6 4 2/1 1 Y/Y 15 – – 1 3/6 7 8 66 3.3 TQFP100 Ind. AT32UC3A2128-AUT P 128 32 6 4 2/1 1 Y/Y 15 – – 1 3/6 7 8 66 3.3 TQFP100 Ind. AT32UC3B0256-A2UT I 256 32 5 3 2/1 1 Y/Y 7 – – 1 3/6 7 8 60 3.3 TQFP64 Ind. AT32UC3B0256-Z2UT I 256 32 5 3 2/1 1 Y/Y 7 – – 1 3/6 7 8 60 3.3 MLF64 Ind. AT32UC3B0128-A2UT I 128 32 5 3 2/1 1 Y/Y 7 – – 1 3/6 7 8 60 3.3 TQFP64 Ind. AT32UC3B0128-Z2UT I 128 32 5 3 2/1 1 Y/Y 7 – – 1 3/6 7 8 60 3.3 MLF64 Ind. AT32UC3B064-A2UT I 64 16 5 3 2/1 1 Y/Y 7 – – 1 3/6 7 8 60 3.3 TQFP64 Ind. AT32UC3B064-Z2UT I 64 16 5 3 2/1 1 Y/Y 7 – – 1 3/6 7 8 60 3.3 MLF64 Ind. AT32UC3B1256-AUT I 256 32 5 2 1/– 1 Y/– 7 – – 1 3/6 7 6 60 3.3 TQFP48 Ind. AT32UC3B1256-Z1UT I 256 32 5 2 1/– 1 Y/– 7 – – 1 3/6 7 6 60 3.3 MLF48 Ind. AT32UC3B1128-AUT I 128 32 5 2 1/– 1 Y/– 7 – – 1 3/6 7 6 60 3.3 TQFP48 Ind. AT32UC3B1128-Z1UT I 128 32 5 2 1/– 1 Y/– 7 – – 1 3/6 7 6 60 3.3 MLF48 Ind. AT32UC3B164-AUT I 64 16 5 2 1/– 1 Y/– 7 – – 1 3/6 7 6 60 3.3 TQFP48 Ind. AT32UC3B164-Z1UT I 64 16 5 2 1/– 1 Y/– 7 – – 1 3/6 7 6 60 3.3 MLF48 Ind. I: Device under introduction, I: Device planned, DMA: Direct Memory Access, PWM: Pulse Width Modulation, SSC: Synchronous Serial Controller, TWI: Two Wire Interface, Ind.: industrial temperature range (-40 to +85°C). (1) One USART features modem interface, IRDA, ISO7816, (2) All USARTs feature SPI. AVR32 UC3A Series AVR32 UC Peripheral Flash MCU with Extensive Communication Capabilities FLASH SRAM DMA The UC3A Series offers communication interfaces such as 10/100-Mbps IEEE 802.3 compliant Ethernet MAC (optional) and USB 2.0 full-speed with On-The-Go capability. Multi-Layer High-Speed Bus Designing TCP/IP applications that integrate well in a PC environment becomes very Ethernet USB OTG Peripheral SRAM / easy. An additional SRAM/SDRAM external bus interface allows expansion by adding MAC Bus SDRAM Bridge Interface more memory or by interfacing with other peripherals such as LCD controllers, FPGA and any other memory mapped devices. 4x USART 3x Timer TWI ADC The high performance AVR32 UC core, the memory system and on-chip peripherals SSC 7x PWM are all connected to a 6-layer high speed system bus operating at 66 MHz and allows 2x SPI concurrent DMA transfers on each bus up to 264 MByte/s. AT32UC3A0 The excellent ratio of performance versus operating frequency ratio delivers 80 DMIPS 40 mA (3.3V) – 80 DMIPS at 66 MHz. This is achieved with only 40 mA at 3.3V. AVR32 UC3B Series Low-Power Flash MCU with USB On-The-Go Key Features The AVR32 UC3B is idealy suited for applications requiring a high performance Flash MCU USB 2.0 & OTG where space and/or power consumption is of concern. The AVR32 UC3B Series delivers Duplicated 72 DMIPS at 60 MHz and only consumes 23 mA at 3.3V. Alternate Pin Functions The integrated full-speed USB 2.0 interface with On-The-Go capabilities provides an easy way to interface with off-the-shelf USB devices or with other embedded applications Small Packages already designed to offer USB. 23 mA (3.3V) The advanced DSP capabilities and the USB interfaces also makes the UC3B series ideal 72 DMIPS as an MCU host companion to extend existing systems, with an interface to real-time sensors/actuators and to open up applications to USB device and host capabilities. Development Tools Headquarters Atmel Corporation 2325 Orchard Parkway Free Atmel tools for software development Atmel AVR32 UC3 Software Library San Jose, CA 95131 AVR32 GNU tool chain (gcc, gdb, etc.) Software drivers for all peripherals USA Tel: (1) 408 441-0311 AVR32 Studio a multiplatform integrated Services such as FAT, TCP/IP, Fax: (1) 408 487-2600 development environment (IDE) USB Classes such as mass-storage International Demonstrators such as a web-based Atmel Asia control panel with freeRTOS.org Room 1219 real-time kernel Chinachem Golden Plaza 77 Mody Road, Tsimshatsui East Kowloon Commercial C Compiler Hong Kong Tel: (852) 2721-9778 Embedded Workbench from IAR® Fax: (852) 2722-1369 www.iar.com Atmel Europe Le Krebs Free third-party software 8, Rue Jean-Pierre Timbaud FreeRTOS.org real-time kernel Commercial Operating Systems BP 309 78054 St Quentin-en- ® www.freertos.org ThreadX from Express Logic Yvelines Cedex lwIP TCP/IP protocol stack www.rtos.com France Tel: (33) 1-30-60-70-00 www.sics.se/~adam/lwip/ µC/OS-II from Micrium Fax: (33) 1-30-60-71-11 www.micrium.com Atmel Japan 9F, Tonetsu Shinkawa Bldg.
Load more

Recommended publications
  • AVR32 EVK1105 Evaluation Kit
    Your Electronic Engineering Resource ATMEL - ATEVK1105 - AVR32 EVK1105 Evaluation Kit Product Overview: The AVR32 EVK1105 is an evaluation kit for the AT32UC3A3256 which combines Atmel’s state of art AVR32 microcontroller with an unrivalled selection of communication interface like USB device including On-The-Go functionality, SDcard, NAND flash with ECC and stereo 16-bit DAC. The AVR32 EVK1105 is an evaluation kit for the AT32UC3A0512 which demonstrates Atmel’s state-of-the-art AVR32 microcontroller in Hi-Fi audio decoding and streaming applications. Kit Contents: The kit contains reference hardware and software for generic MP3 player docking stations. Key Features: High Performance, Low Power AVR®32 UC 32-Bit Microcontroller Multi-Layer Bus System Internal High-Speed Flash Internal High-Speed SRAM Interrupt Controller Power and Clock Manager Including Internal RC Clock and One 32KHz Oscillator Two Multipurpose Oscillators and Two Phase-Lock-Loop (PLL), Watchdog Timer, Real-Time Clock Timer External Memories MultiMediaCard (MMC), Secure-Digital (SD), SDIO V1.1 CE-ATA, FastSD, SmartMedia, Compact Flash Memory Stick: Standard Format V1.40, PRO Format V1.00, Micro IDE Interface One Advanced Encryption System (AES) for AT32UC3A3256S, AT32UC3A3128S and AT32UC3A364S Universal Serial Bus (USB) One 8-channel 10-bit Analog-To-Digital Converter, multiplexed with Digital IOs. Legal Disclaimer: The content of the pages of this website is for your general information and use only. It is subject to change without notice. From time to time, this website may also include links to other websites. These links are provided for your convenience to provide further information. They do not signify that we endorse the website(s).
    [Show full text]
  • Schedule 14A Employee Slides Supertex Sunnyvale
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 SCHEDULE 14A Proxy Statement Pursuant to Section 14(a) of the Securities Exchange Act of 1934 Filed by the Registrant Filed by a Party other than the Registrant Check the appropriate box: Preliminary Proxy Statement Confidential, for Use of the Commission Only (as permitted by Rule 14a-6(e)(2)) Definitive Proxy Statement Definitive Additional Materials Soliciting Material Pursuant to §240.14a-12 Supertex, Inc. (Name of Registrant as Specified In Its Charter) Microchip Technology Incorporated (Name of Person(s) Filing Proxy Statement, if other than the Registrant) Payment of Filing Fee (Check the appropriate box): No fee required. Fee computed on table below per Exchange Act Rules 14a-6(i)(1) and 0-11. (1) Title of each class of securities to which transaction applies: (2) Aggregate number of securities to which transaction applies: (3) Per unit price or other underlying value of transaction computed pursuant to Exchange Act Rule 0-11 (set forth the amount on which the filing fee is calculated and state how it was determined): (4) Proposed maximum aggregate value of transaction: (5) Total fee paid: Fee paid previously with preliminary materials. Check box if any part of the fee is offset as provided by Exchange Act Rule 0-11(a)(2) and identify the filing for which the offsetting fee was paid previously. Identify the previous filing by registration statement number, or the Form or Schedule and the date of its filing. (1) Amount Previously Paid: (2) Form, Schedule or Registration Statement No.: (3) Filing Party: (4) Date Filed: Filed by Microchip Technology Incorporated Pursuant to Rule 14a-12 of the Securities Exchange Act of 1934 Subject Company: Supertex, Inc.
    [Show full text]
  • Cross-Compiling Linux Kernels on X86 64: a Tutorial on How to Get Started
    Cross-compiling Linux Kernels on x86_64: A tutorial on How to Get Started Shuah Khan Senior Linux Kernel Developer – Open Source Group Samsung Research America (Silicon Valley) [email protected] Agenda ● Cross-compile value proposition ● Preparing the system for cross-compiler installation ● Cross-compiler installation steps ● Demo – install arm and arm64 ● Compiling on architectures ● Demo – compile arm and arm64 ● Automating cross-compile testing ● Upstream cross-compile testing activity ● References and Package repositories ● Q&A Cross-compile value proposition ● 30+ architectures supported (several sub-archs) ● Native compile testing requires wide range of test systems – not practical ● Ability to cross-compile non-natively on an widely available architecture helps detect compile errors ● Coupled with emulation environments (e.g: qemu) testing on non-native architectures becomes easier ● Setting up cross-compile environment is the first and necessary step arch/ alpha frv arc microblaze h8300 s390 um arm mips hexagon score x86_64 arm64 mn10300 unicore32 ia64 sh xtensa avr32 openrisc x86 m32r sparc blackfin parisc m68k tile c6x powerpc metag cris Cross-compiler packages ● Ubuntu arm packages (12.10 or later) – gcc-arm-linux-gnueabi – gcc-arm-linux-gnueabihf ● Ubuntu arm64 packages (13.04 or later) – use arm64 repo for older Ubuntu releases. – gcc-4.7-aarch64-linux-gnu ● Ubuntu keeps adding support for compilers. Search Ubuntu repository for packages. Cross-compiler packages ● Embedded Debian Project is a good resource for alpha, mips,
    [Show full text]
  • Introduction to AVR®
    Introduction to AVR® By BiPOM Electronics, Inc. Revision 1.02 © 2011 BiPOM Electronics, Inc. All rights reserved. All trademark names in this document are the property of their respective owners. AVR® History · The AVR® architecture was conceived by two students at the Norwegian Institute of Technology. · The original AVR® was known as μRISC (Micro RISC). · Among the first of the AVR® line was the AT90S8515, which in a 40-pin DIP package has the same pinout as an 8051 microcontroller. · The creators of the AVR® give no definitive answer as to what the term "AVR" stands for. AVR® Features · Some 8-bit, some 32-bit · TinyAVR, megaAVR, XMEGA, FPSLIC · Harvard Architecture for 8-bit devices: Separate code and data space · Flash, EEPROM and SRAM are all on a single chip, eliminating the need for external memory. · All code executed by the AVR® core must reside in the on-chip flash. · Most instructions take just one or two clock cycles. · The AVR family of processors were designed with the efficient execution of compiled C code in mind. Why AVR® ? · The AVR® instruction set is more powerful than PIC or 8051. · The AVR® runs instructions very fast (can execute 1 instruction in 1 machine clock cycle) · AVR® is a good choice for industrial projects. Frequently Asked Questions Can AVR® run an OS? - Yes, AVR32 can run Linux core 2.6.XX with BusyBox What programming languages are for programming AVR® microcontroller? - There are many different languages but most commonly used are C and BASCOM BASIC. Does BiPOM offer AVR® design services ? – Yes,
    [Show full text]
  • GNU Toolchain for Atmel AVR 32-Bit Embedded Processors
    RELEASE NOTES GNU Toolchain for Atmel AVR 32-bit Embedded Processors Introduction The Atmel AVR® 32-bit GNU Toolchain (3.4.3.820) supports all AVR 32-bit devices. The AVR 32-bit Toolchain is based on the free and open-source GCC compiler. The toolchain includes compiler, assembler, linker, and binutils (GCC and Binutils), Standard C library (Newlib). 32215A-MCU-08/2015 Table of Contents Introduction .................................................................................... 1 1. Installation Instructions .......................................................... 3 1.1. System Requirements ............................................................ 3 1.1.1. Hardware Requirements ............................................. 3 1.1.2. Software Requirements .............................................. 3 1.2. Downloading, Installing, and Upgrading ..................................... 3 1.2.1. Downloading/Installing on Windows .............................. 3 1.2.2. Downloading/Installing on Linux ................................... 3 1.2.3. Upgrading from previous versions ................................ 3 1.2.4. Manifest .................................................................. 3 1.3. Layout ................................................................................. 4 2. Toolset Background ................................................................ 5 2.1. Compiler .............................................................................. 5 2.2. Assembler, Linker, and Librarian .............................................
    [Show full text]
  • Atmel AVR Microcontrollers for Automotive
    Atmel AVR Microcontrollers for Automotive +150°C Qualified Innovative Atmel AVR Several AVR microcontrollers are qualified for operation up to +150°C ambient Microcontroller Solutions for temperature (AEC-Q100 Grade0). These devices enable designers to distribute Automotive intelligence and control functions directly into or near, transfer cases, engine sensors Increasing consumer demands for comfort, safety and reduced actuators, turbochargers and exhaust fuel consumption are driving rapid growth in the market for systems. automotive electronics. All the new functions designed to meet Automotive AVR microcontrollers available these demands require local intelligence and control, which can as Grade0 versions are the Atmel ATtiny45, be optimized by the use of small, powerful microcontrollers. ATtiny87/167, ATtiny261/461/861, ATmega88/168, ATmega16M1, Atmel® leverages its unsurpassed experience in embedded ATmega32M1, ATmega32C1, Flash memory microcontrollers to bring innovative solutions ATmega64M1, and ATmega64C1. for automotive applications. These include a wide range of Atmel AVR® 8- and 32-bit microcontrollers for everything from Automotive AVR microcontrollers are sensor or actuator control to more sophisticated networking available in two different temperature ranges applications. Atmel microcontrollers are fully engineered to to serve various applications: fulfill the quality requirements of OEMs in their drive towards AEC-Q100 Grade1 Z: -40°C to +125°C zero defects. AEC-Q100 Grade0 D, T2: -40°C to +150°C Typical Applications Atmel
    [Show full text]
  • AVR 32-Bit GNU Toolchain: Release 3.4.2.435
    AVR 32-bit GNU Toolchain: Release 3.4.2.435 The AVR 32-bit GNU Toolchain supports all AVR 32-bit devices. The AVR 32- bit Toolchain is based on the free and open-source GCC compiler. The toolchain 8/32-bits Atmel includes compiler, assembler, linker and binutils (GCC and Binutils), Standard C library (Newlib). Microcontrollers About this release Release 3.4.2.435 This is an update release that fixes some defects and upgrades GCC and Binutils to higher versions. Installation Instructions System Requirements AVR 32-bit GNU Toolchain is supported under the following configurations Hardware requirements • Minimum processor Pentium 4, 1GHz • Minimum 512 MB RAM • Minimum 500 MB free disk space AVR 32-bit GNU Toolchain has not been tested on computers with less resources, but may run satisfactorily depending on the number and size of projects and the user's patience. Software requirements • Windows 2000, Windows XP, Windows Vista or Windows 7 (x86 or x86-64). • Fedora 13 or 12 (x86 or x86-64), RedHat Enterprise Linux 4/5/6, Ubuntu Linux 10.04 or 8.04 (x86 or x86-64), or SUSE Linux 11.2 or 11.1 (x86 or x86-64). AVR 32-bit GNU Toolchain may very well work on other distributions. However those would be untested and unsupported. AVR 32-bit GNU Toolchain is not supported on Windows 98, NT or ME. Downloading and Installing The package comes in two forms. • As part of a standalone installer • As Atmel Studio 6.x Toolchain Extension It may be downloaded from Atmel's website at http://www.atmel.com or from the Atmel Studio Extension Gallery.
    [Show full text]
  • Atmel Studio
    Software Atmel Studio USER GUIDE Preface Atmel® Studio is an Integrated Development Environment (IDE) for writing and debugging AVR®/ARM® applications in Windows® XP/Windows Vista®/ Windows 7/8 environments. Atmel Studio provides a project management tool, source file editor, simulator, assembler, and front-end for C/C++, programming, and on-chip debugging. Atmel Studio supports the complete range of Atmel AVR tools. Each new release contains the latest updates for the tools as well as support for new AVR/ARM devices. Atmel Studio has a modular architecture, which allows interaction with 3rd party software vendors. GUI plugins and other modules can be written and hooked to the system. Contact Atmel for more information. Atmel-42167B-Atmel-Studio_User Guide-09/2016 Table of Contents Preface............................................................................................................................ 1 1. Introduction................................................................................................................8 1.1. Features....................................................................................................................................... 8 1.2. New and Noteworthy.................................................................................................................... 8 1.2.1. Atmel Studio 7.0............................................................................................................ 8 1.2.2. Atmel Studio 6.2 Service Pack 2..................................................................................11
    [Show full text]
  • Embedded Processor Selection/Performance Estimation Using FPGA-Based Profiling
    Virginia Commonwealth University VCU Scholars Compass Theses and Dissertations Graduate School 2010 Embedded Processor Selection/Performance Estimation using FPGA-based Profiling Fadi Obeidat Virginia Commonwealth University Follow this and additional works at: https://scholarscompass.vcu.edu/etd Part of the Engineering Commons © The Author Downloaded from https://scholarscompass.vcu.edu/etd/2232 This Dissertation is brought to you for free and open access by the Graduate School at VCU Scholars Compass. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of VCU Scholars Compass. For more information, please contact [email protected]. School of Engineering Virginia Commonwealth University This is to certify that the dissertation prepared by Fadi Obeidat entitled EMBEDDED PROCESSOR SELECTION/PERFORMANCE ESTIMATION USING FPGA-BASED PROFILING has been approved by his committee as satisfactory completion of the dissertation requirement for the degree of Doctor of Philosophy Robert Klenke, Ph.D., Committee Chair, Department of Electrical and Computer Engineering, School of Engineering Mike McCollum, Ph.D., Dept. Department of Electrical and Computer Engineering, School of Engineering Afroditi V Filippas, Ph.D., Department of Electrical and Computer Engineering, School of Engineering Kayvan Najarian, Ph.D., Department of Computer Science, School of Engineering Vojislav Kecman, Ph.D., Department of Computer Science, School of Engineering Date i EMBEDDED PROCESSOR SELECTION/PERFORMANCE ESTIMATION USING
    [Show full text]
  • Vincent M. Weaver Sally A. Mckee
    Optimizing for Size: Exploring the Limits of Code Density Sally A. McKee Vincent M. Weaver ASPLOS XIV Poster Session, 8 March 2009 Cornell University Chalmers University of Technology Abstract Hand-Optimized Assembly Results Architectural Size Correlations 0.9020 Minimum possible instruction size Reductions in instruction count can improve cache and bandwidth utiliza- 0.8652 Number of integer registers tion, lower power consumption, and increase overall performance. Nonethe- Total Size of Executable VLIW 2560 RISC less, code density is often overlooked when studying processor architectures. 2048 CISC 0.6623 Architecture has a zero register embedded 1536 8/16-bit 0.5845 Bit-width bytes 1024 We hand-optimize an embedded benchmark for size in assembly language -0.4366 Hardware divide in ALU on 20 different instruction set architectures and investigate the architectural 512 features that contribute most heavily to code density. 0 0.4385 Number of operands in each instruction arm ppc vax sh3 z80 ia64 6502 mips s390 i386 alphaparisc sparc m88k m68k thumb avr32 -0.3356 Unaligned load/store available x86_64 crisv32pdp-11 0.2773 Year the architecture was introduced 256 Size of LZSS Decompression Code VLIW -0.2597 Auto-incrementing addressing scheme Background RISC CISC 192 embedded -0.2597 Hardware status flags (zero/overflow/etc.) 128 8/16-bit bytes -0.1252 Little or Big endian 64 The 20 architectures investigated can be broadly broken into 5 categories: -0.0487 Branch delay slot 0 -0.0079 Maximum possible instruction size Instr Length Opcode arm ppc vax z80 sh3 ia64 mips s390 6502 i386 Type Represented Architectures alpha parisc sparc m88k m68kthumb avr32 (bytes) Args pdp-11 x86_64crisv32 VLIW ia64 16/3 3 Size of String-Search Code VLIW Other Considerations alpha, arm, m88k, mips 256 RISC RISC 4 3 CISC pa-risc, ppc, sparc 192 embedded 128 8/16-bit System libraries and compiler overhead can overshadow the effects of size bytes CISC m68k, s390, vax, x86, x86 64 1-54 2 64 optimization, increasing memory footprint by several orders of magnitude.
    [Show full text]
  • AVR 32 32-Bit Microcontroller AT32UC3B0256 AT32UC3B0128
    Features • High Performance, Low Power AVR®32 UC 32-Bit Microcontroller – Compact Single-cycle RISC Instruction Set Including DSP Instruction Set – Read-Modify-Write Instructions and Atomic Bit Manipulation – Performing 1.38 DMIPS / MHz Up to 75 DMIPS Running at 60 MHz from Flash Up to 45 DMIPS Running at 33 MHz from Fash – Memory Protection Unit • Multi-hierarchy Bus System ® – High-Performance Data Transfers on Separate Buses for IIncreased Performance AVR 32 – 7 Peripheral DMA Channels Improves Speed for Peripheral Communication • Internal High-Speed Flash 32-Bit – 256K Bytes, 128K Bytes, 64K Bytes Versions – Single Cycle Access up to 30 MHz Microcontroller – Prefetch Buffer Optimizing Instruction Execution at Maximum Speed – 4ms Page Programming Time and 8ms Full-Chip Erase Time – 100,000 Write Cycles, 15-year Data Retention Capability AT32UC3B0256 – Flash Security Locks and User Defined Configuration Area • Internal High-Speed SRAM, Single-Cycle Access at Full Speed AT32UC3B0128 – 32K Bytes (256KB and 128KB Flash), 16K Bytes (64KB Flash) • Interrupt Controller AT32UC3B064 – Autovectored Low Latency Interrupt Service with Programmable Priority AT32UC3B1256 • System Functions – Power and Clock Manager Including Internal RC Clock and One 32KHz Oscillator AT32UC3B1128 – Two Multipurpose Oscillators and Two Phase-Lock-Loop (PLL) allowing Independant CPU Frequency from USB Frequency AT32UC3B164 – Watchdog Timer, Real-Time Clock Timer • Universal Serial Bus (USB) – Device 2.0 Full/Low Speed and On-The-Go (OTG) – Flexible End-Point Configuration
    [Show full text]
  • Avr32 Ap7000
    Features • High Performance, Low Power AVR®32 32-Bit Microcontroller – 210 DMIPS throughput at 150 MHz – 16 KB instruction cache and 16 KB data caches – Memory Management Unit enabling use of operating systems – Single-cycle RISC instruction set including SIMD and DSP instructions – Java Hardware Acceleration • Pixel Co-Processor – Pixel Co-Processor for video acceleration through color-space conversion (YUV<->RGB), image scaling and filtering, quarter pixel motion compensation ® • Multi-hierarchy bus system AVR 32 32-bit – High-performance data transfers on separate buses for increased performance • Data Memories – 32KBytes SRAM Microcontroller • External Memory Interface – SDRAM, DataFlash™, SRAM, Multi Media Card (MMC), Secure Digital (SD), – Compact Flash, Smart Media, NAND Flash AT32AP7002 • Direct Memory Access Controller – External Memory access without CPU intervention • Interrupt Controller – Individually maskable Interrupts – Each interrupt request has a programmable priority and autovector address Preliminary • System Functions – Power and Clock Manager – Crystal Oscillator with Phase-Lock-Loop (PLL) – Watchdog Timer Summary – Real-time Clock • 6 Multifunction timer/counters – Three external clock inputs, I/O pins, PWM, capture and various counting capabilities • 4 Universal Synchronous/Asynchronous Receiver/Transmitters (USART) – 115.2 kbps IrDA Modulation and Demodulation – Hardware and software handshaking • 3 Synchronous Serial Protocol controllers – Supports I2S, SPI and generic frame-based protocols • Two-Wire Interface
    [Show full text]