DOCSLIB.ORG

Fujitsu's Vision for High Performance Computing

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Fujitsu's Vision for High Performance Computing Fujitsu's Challenge for Petascale Computing Sustained October 16th, 2008 Motoi Okuda Technical Computing Solutions Unit Fujitsu Limited IDC HPC User Forum, Oct. 16th 、2008 Agenda z Fujitsu’s Approach for Petascale Computing and HPC Solution Offerings z Japanese Next Generation Supercomputer Project and Fujitsu’s Contributions z Fujitsu’s Challenges for Petascale Computing z Conclusion IDC HPC User Forum, Oct. 16th, 20081 All Rights Reserved, Copyright FUJITSU LIMITED 2008 Fujitsu’s Approach for Scaling up to 10 PFlops System performance = Processor performance x Number of processors 10 PFlops Many cores CPU or accelerator approach 1 PFlops 1000 High-end general purpose CPU approach LANL Roadrunner 100 TFlops Our approach 100 Give priority to application migration ! Low power consumption 10 TFlops embedded processor 10 NMCAC SGI Altix ICE8200 approach ES Peak performance per processor (GFlops) ASC Purple P5 575 JUGENE LLNL BG/L 1 BG/P 1,000 10,000 100,000 1,000,000 Number of processors IDC HPC User Forum, Oct. 16th, 20082 All Rights Reserved, Copyright FUJITSU LIMITED 2008 Key Issues for Approaching Petascale Computing z How to utilize multi-core CPU? z How to handle a hundred thousand processes? z How to realize high reliability, availability and data integrity of a hundred thousand node system? z How to decrease electric power and footprint? z Fujitsu’s stepwise approach to product release ensures that customers can be prepared for Petascale computing Step1 : 2008 ~ The new high end technical computing server FX1 New Integrated Multi-core Parallel ArChiTecture Intelligent interconnect Extremely reliable CPU design ÎProvides a highly efficient hybrid parallel programming environment Design of Petascale system which inherits FX1 architecture Step2 : 2011 ~ Petascale system with new high performance, highly reliable and low power consumption CPU, innovative interconnect and high density packaging IDC HPC User Forum, Oct. 16th, 20083 All Rights Reserved, Copyright FUJITSU LIMITED 2008 Current Technical Computing Platforms High-end TC Large-scale SMP System Cluster Solutions Solutions Solutions z Optimal price/performance z Scalability up to z Up to 2TB memory space for for MPI-based applications 100 TFlops TC applications z Highly scalable class z High I/O bandwidth for I/O z InfiniBand interconnect z Highly effective server performance z High reliability based on z High-end RISC mainframe technology CPU z High-end RISC CPU Solidware Solutions z Ultra high BX Series NEW NEW performance FX1 TM for specific RX Series SPARC64 VII PRIMEQUEST applications 580 Itanium® 2 SPARC64TM VII ~32cpu ~64cpu FPGAFPGA boardboard HX600 NEW IA/Linux RG1000RG1000 SPARC/Solaris IA/Linux SPARC/Solaris IDC HPC User Forum, Oct. 16th, 20084 All Rights Reserved, Copyright FUJITSU LIMITED 2008 Customers of Large Scale TC Systems z Fujitsu has installed over 1200 TC systems for over 400 customers. No. of Customer Type Performance CPU Japan Aerospace Exploration Cluster (FX1) >3,500 135 TFlops Agency (JAXA) Scalar SMP （SPARC Enterprise) *This system will be installed in end of 2008 Scalar SMP >3,500 >80 TFlops Manufacturer A Cluster （ Cluster HX600) >2,000 >61.2 TFlops KYOTO Univ. Computing Center Scalar SMP （SPARC Enterprise) （ Scalar SMP PRIMEQUEST) 1,824 32 TFlops KYUSHU Univ. Computing Center Cluster (PRIMERGY) Manufacturer B Cluster >1,200 >15 TFlops RIKEN Cluster (PRIMERGY) 3,088 26.18 TFlops NAGOYA Univ. Computing Center Scalar SMP (HPC2500) 1,600 13 TFlops TOKYO Univ. KAMIOKA Cluster (PRIMERGY) 540 12.9 TFlops Observatory Cluster (PRIMERGY) 324 6.9 TFlops National Institute of Genetics Scalar SMP（SPARC Enterprise) Institute for Molecular Science Scalar SMP （PRIMEQUEST) 320 4 TFlops IDC HPC User Forum, Oct. 16th, 20085 All Rights Reserved, Copyright FUJITSU LIMITED 2008 FX1FX1 LaunchLaunch CustomerCustomer z First system will be installed at JAXA by the end of 2008 THIN nodes FX1 (3,392 nodes) FAT node (SMP) 135 TFlops SPARC Enterprise 1 TFlops Hardware barrier between nodes High Speed Intelligent Interconnect Network I/O & front end servers SPARC Enterprise ＬＡＮ FC bus System Control Server power/facility control RAID subsystem ETERNUS IDC HPC User Forum, Oct. 16th, 20086 All Rights Reserved, Copyright FUJITSU LIMITED 2008 FX1 : New High-End TC Server - Outline - z High-performance CPU designed by Fujitsu SPARC64TM VII : 4 cores by 65 nm technology Performance : 40 GFlops (2.5 GHz) z New architecture for high-end TC server Integrated Multi-core Parallel ArChiTecture by leading edge CPU and compiler technologies Blade type node configuration for high memory bandwidth z High-speed intelligent interconnect Combination of InfiniBand DDR interconnect and the highly-functional switch Highly-functional switch realizes barrier synchronization and high-speed reduction between nodes by hardware z Petascale system inherits Integrated Multi-core Parallel ArChiTecture FX1 is suitable platform to develop and evaluate Petascale applications IDC HPC User Forum, Oct. 16th, 20087 All Rights Reserved, Copyright FUJITSU LIMITED 2008 Integrated Multi-core Parallel ArChiTecture Introduction z Concept Highly efficient thread level parallel processing technology for multi-core chip CPU CHIP CPU CHIP ProcessProcess L2$ Proc. L2$ Proc. Mem. core core coreThreadcore Mem. L2$ Parallelization between L2$ Proc. L2$ Proc. core core corecores core z Advantage Handles the multi-core CPU as one equivalent faster CPU ÎReduces number of MPI processes to 1/ncore and increases parallel efficiency ÎReduces memory-wall problem z Challenge How to decrease the thread level parallelization overhead? IDC HPC User Forum, Oct. 16th, 20088 All Rights Reserved, Copyright FUJITSU LIMITED 2008 Integrated Multi-core Parallel ArChiTecture Key Technologies z CPU technologies Hardware barrier synchronization between cores Î Reduces overhead for parallel execution, 10 times faster than software emulation Î Start up time is comparable to that of the vector unit Î Barrier overhead remains constant regardless of number of cores 700 600 H/W Barrier 500 S/W Barrier 400 SPARC64TM VII (ns) 300 200 Real quad-core CPU for 100 Technical Computing 0 24# of cores (2.5 GHz, 40 GFlops/chip) Barrier Overhead Shared L2 cache memory (6 MB) Î Reduces the number of cache to cache data transfers Î Efficient cache memory usage z Compiler technologies Automatic parallelization or OpenMP on thread-based algorithm by vectorization technology IDC HPC User Forum, Oct. 16th, 20089 All Rights Reserved, Copyright FUJITSU LIMITED 2008 Integrated Multi-core Parallel ArChiTecture, preliminary measured data Performance Measurement of Automatic Parallelization z LINPACK performance on 1 CPU (4 cores) n = 100 Î 3.26 GFlops n = 40,000 Î 37.8 GFlops (93.8%) z Performance comparison of DAXPY (EuroBen Kernel 8) on 1 CPU 4core + IMPACT shows better performance than Î 1core performance with small number of loop iterations Î X86 servers 10,000 1,000 FX1 : SPARC64 VII (4 cores @ 2.5 GHz) FX1 : SPARC64 VII (1 cores @ 2.5 GHz) MFlops 100 VPP5000 (9.6 GFlops) INTEL Clovertown (4 cores @ 2.66 GHz) Opteron Barcelona (4 cores @ 2.3 GHz) 10 10 100 1,000 10,000 # of loop iterations Performance of DAXPY IDC HPC User Forum, Oct. 16th, 200810 All Rights Reserved, Copyright FUJITSU LIMITED 2008 Integrated Multi-core Parallel ArChiTecture, preliminary measured data Performance Measurement of NPB on 1 CPU z Performance comparison of NPB class C between pure MPI and Integrated Multi-core Parallel ArChiTecture on 1 CPU (4 cores) IMPACT(OMP) is better than pure MPI for 6/7 programs 1.8 1.6 1.4 1.2 1 MPI 0.8 IMPACT 0.6 (OMP) 0.4 IMPACT Performance comparison (automatic) 0.2 0 BT CG EP FT LU MG SP IDC HPC User Forum, Oct. 16th, 200811 All Rights Reserved, Copyright FUJITSU LIMITED 2008 Integrated Multi-core Parallel ArChiTecture, preliminary measured data Performance measurement of NPB on 256 CPUs (1) z Performance comparison of NPB class C between pure MPI and MPI + Integrated Multi-core Parallel ArChiTecture MPI + IMPACT (Automatic Parallelization) is better than pure MPI with 5/8 programs N*Cores FX1 256 nodes (1024 cores) EP BT CG 20000 600000 70000 18000 60000 16000 500000 50000 14000 400000 12000 40000 10000 300000 8000 30000 200000 6000 20000 4000 100000 10000 2000 0 0 0 1 10 100 1000 10000 1 10 100 1000 10000 1 10 100 1000 10000 FT IS LU 250000 7000 450000 400000 6000 200000 350000 5000 300000 150000 4000 250000 MOPS 200000 100000 3000 150000 2000 50000 100000 1000 50000 0 0 0 1 10 100 1000 10000 1 10 100 1000 10000 1 10 100 1000 10000 MG SP 600000 250000 500000 200000 400000 150000 : pure MPI 300000 100000 200000 : MPI+IMPACT 50000 100000 (Automatic Parallelization) 0 0 1 10 100 1000 10000 1 10 100 1000 10000 IDC HPC User Forum, Oct. 16th, 200812 All Rights Reserved, Copyright FUJITSU LIMITED 2008 FX1 Intelligent Interconnect Introduction z Combination of fat tree topology InfiniBand DDR interconnect and the highly-functional switch (Intelligent switch) z Intelligent switch Result of the PSI (Petascale System Interconnect) national project Functions Spine-SWs Hardware barrier function among nodes InfiniBand InfiniBand InfiniBand SW SW SW Hardware assistance for MPI functions (synchronization and reduction) InfiniBand InfiniBand InfiniBand Leaf Global ping for OS scheduling SW SW SW SWs Advantages : Node Faster HW barrier speeds up OpenMP Intelligent Intelligent and data parallel FORTRAN (XPF) SW SW Fast collective operations accelerate highly parallel applications Reduces OS jitter effect Intelligent Switch & its connection IDC HPC User Forum, Oct. 16th, 200813 All Rights Reserved, Copyright FUJITSU LIMITED 2008 FX1 Intelligent Interconnect High Performance Barrier & Reduction Hardware z Hardware barrier and reduction shows low latency and constant overhead in comparison with software barrier and reduction* μsec μsec 120 120 100 100 80 Software 80 Software 60 60 40 40 20 Hardware 20 Hardware 0 0 2 4 8 16 32 64 128 256 2 4 8 16 32 64 128 256 Number of processes Number of processes Barrier Reduction * : Executed by host processor using butterfly network built by point to point communication.
Load more

Recommended publications
  • Survey of Computer Architecture
    Architecture-aware Algorithms and Software for Peta and Exascale Computing Jack Dongarra University of Tennessee Oak Ridge National Laboratory University of Manchester 11/17/2010 1 H. Meuer, H. Simon, E. Strohmaier, & JD - Listing of the 500 most powerful Computers in the World - Yardstick: Rmax from LINPACK MPP Ax=b, dense problem TPP performance Rate - Updated twice a year Size SC‘xy in the States in November Meeting in Germany in June - All data available from www.top2 500.org 36rd List: The TOP10 Rmax % of Power Flops/ Rank Site Computer Country Cores [Pflops] Peak [MW] Watt Nat. SuperComputer NUDT YH Cluster, X5670 1 China 186,368 2.57 55 4.04 636 Center in Tianjin 2.93Ghz 6C, NVIDIA GPU DOE / OS Jaguar / Cray 2 USA 224,162 1.76 75 7.0 251 Oak Ridge Nat Lab Cray XT5 sixCore 2.6 GHz Nebulea / Dawning / TC3600 Nat. Supercomputer 3 Blade, Intel X5650, Nvidia China 120,640 1.27 43 2.58 493 Center in Shenzhen C2050 GPU Tusbame 2.0 HP ProLiant GSIC Center, Tokyo 4 SL390s G7 Xeon 6C X5670, Japan 73,278 1.19 52 1.40 850 Institute of Technology Nvidia GPU Hopper, Cray XE6 12-core 5 DOE/SC/LBNL/NERSC USA 153,408 1.054 82 2.91 362 2.1 GHz Commissariat a Tera-100 Bull bullx super- 6 l'Energie Atomique France 138,368 1.050 84 4.59 229 node S6010/S6030 (CEA) DOE / NNSA Roadrunner / IBM 7 USA 122,400 1.04 76 2.35 446 Los Alamos Nat Lab BladeCenter QS22/LS21 NSF / NICS / kyaken/ Cray 8 USA 98,928 .831 81 3.09 269 U of Tennessee Cray XT5 sixCore 2.6 GHz Forschungszentrum Jugene / IBM 9 Germany 294,912 .825 82 2.26 365 Juelich (FZJ) Blue Gene/P Solution DOE/ NNSA / 10 Cray XE6 8-core 2.4 GHz USA 107,152 .817 79 2.95 277 Los Alamos Nat Lab 36rd List: The TOP10 Rmax % of Power Flops/ Rank Site Computer Country Cores [Pflops] Peak [MW] Watt Nat.
    [Show full text]
  • JSC News No. 166, July 2008
    JUMP Succession two more years. This should provide users No. 166 • July 2008 with sufficient available computing power On 1 July 2008, the new IBM Power6 ma- on the general purpose part and time to mi- chine p6 575 – known as JUMP, just like grate their applications to the new cluster. its predecessor – took over the production (Contact: Klaus Wolkersdorfer, ext. 6579) workload from the previous Power4 clus- ter as scheduled. First benchmark tests show that users can expect their applica- Gauss Alliance Founded tions to run about three times faster on the During the ISC 2008, an agreement was new machine. This factor could even be im- signed to found the Gauss Alliance, which proved by making the most out of the follow- will unite supercomputer forces in Ger- ing Power6 features: many. The Gauss Centre for Supercom- • Simultaneous multi-threading (SMT puting (GCS) and eleven regional and topi- mode): 64 threads (instead of 32) can cal high-performance computer centres are be used on one node, where 2 threads participating in the alliance, thus creating a now share one physical processor with computer association that is unique world- its dedicated memory caches and float- wide. The signatories are: Gauss Cen- ing point units. tre for Supercomputing (GCS), Center for • Medium size virtual memory pages Computing and Communication of RWTH (64K): applications can set 64K pages Aachen University, Norddeutscher Ver- as a default during link time and thus bund für Hoch- und Höchstleistungsrech- can benefit from improved hardware ef- nen (HLRN) consisting of Zuse Institute ficiencies by accessing these pages.
    [Show full text]
  • Document.Pdf
    THE EVOLUTION OF THE HPC FACILITY AT JSC 2019-06-04 I D. KRAUSE (WITH VARIOUS CONTRIBUTIONS) RESEARCH AND DEVELOPMENT @ FZJ on 2.2 Square Kilometres FORSCHUNGSZENTRUM JÜLICH: AT A GLANCE Facts and Figures 1956 Shareholders 11 609.3 5,914 867 90 % Federal Republic FOUNDATION INSTITUTES million euros EMPLOYEES VISITING of Germany REVENUE SCIENTISTS on 12 December 10 % North Rhine- 2 project 2,165 scientists total Westphalia management 536 doctoral from 65 countries organizations researchers (40 % external 323 trainees and funding) students on placement STRATEGIC PRIORITIES CLIMATE RESEARCH QUANTUM COMPUTING LLEC ENERGY STORAGE - SUPER COMPUTING CORE MATERIALS RESEARCH HBP FACILITIES INFORMATION ALZHEIMER’S RESEARCH SOIL BIOECONOMY RESEARCH NEUROMORPHIC COMPUTING - BIO TECHNOLOGY PLANT RESEARCH LARGE-SCALE INSTRUMENTS on campus JÜLICH SUPERCOMPUTING CENTRE JÜLICH SUPERCOMPUTING CENTRE • Supercomputer operation for: • Center – FZJ • Region – RWTH Aachen University • Germany – Gauss Centre for Supercomputing John von Neumann Institute for Computing • Europe – PRACE, EU projects • Application support • Unique support & research environment at JSC • Peer review support and coordination • R-&-D work • Methods and algorithms, computational science, performance analysis and tools • Scientific Big Data Analytics • Computer architectures, Co-Design Exascale Laboratories: EIC, ECL, NVIDIA • Education and Training IBM Power 4+ JUMP, 9 TFlop/s IBM Blue Gene/L IBM Power 6 JUBL, 45 TFlop/s JUMP, 9 TFlop/s JUROPA IBM Blue Gene/P 200 TFlop/s JUGENE, 1 PFlop/s
    [Show full text]
  • An Analysis of System Balance and Architectural Trends Based on Top500 Supercomputers
    ORNL/TM-2020/1561 An Analysis of System Balance and Architectural Trends Based on Top500 Supercomputers Hyogi Sim Awais Khan Sudharshan S. Vazhkudai Approved for public release. Distribution is unlimited. August 11, 2020 DOCUMENT AVAILABILITY Reports produced after January 1, 1996, are generally available free via US Department of Energy (DOE) SciTech Connect. Website: www.osti.gov/ Reports produced before January 1, 1996, may be purchased by members of the public from the following source: National Technical Information Service 5285 Port Royal Road Springfield, VA 22161 Telephone: 703-605-6000 (1-800-553-6847) TDD: 703-487-4639 Fax: 703-605-6900 E-mail: [email protected] Website: http://classic.ntis.gov/ Reports are available to DOE employees, DOE contractors, Energy Technology Data Ex- change representatives, and International Nuclear Information System representatives from the following source: Office of Scientific and Technical Information PO Box 62 Oak Ridge, TN 37831 Telephone: 865-576-8401 Fax: 865-576-5728 E-mail: [email protected] Website: http://www.osti.gov/contact.html This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal lia- bility or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or rep- resents that its use would not infringe privately owned rights. Refer- ence herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not nec- essarily constitute or imply its endorsement, recommendation, or fa- voring by the United States Government or any agency thereof.
    [Show full text]
  • HPC Achievement and Impact – 2009 a Personal Perspective
    Invited Keynote presentation to ISC 2009 - Hamburg HPC Achievement and Impact – 2009 a personal perspective Dr. Prof. Thomas Sterling (with Maciej Brodowicz & Chirag Dekate) Ad&EddPfDttfCtSiArnaud & Edwards Professor, Department of Computer Science Adjunct Faculty, Department of Electrical and Computer Engineering Louisiana State University Visiting Associate, California Institute Technology Distinguished Visiting Scientist, Oak Ridge National Laboratory CSRI Fellow, Sandia National Laboratory June 24, 2008 DEPARTMENT OF COMPUTER SCIENCE @ LOUISIANA STATE UNIVERSITY HPC Year in Review • A continuing tradition at ISC – (6th year, and still going at it) • Previous Years’ Themes: – 2004: “Constr u ctiv e Continu ity ” – 2005: “High Density Computing” – 2006: “Multicore to Petaflops” – 2007: “Multicore: the Next Moore’ s Law” – 2008: “Run-Up to Petaflops” • This Year’s Theme: “Year 1 A.P. (after Petaflops)” • As alwayy,s, a p ersonal p ersp ective – how I’ve seen it – Highlights – the big picture • But not all the nitty details, sorry – Necessarily biased, but not intentionally so – Iron-oritdbtftiented, but software too – Trends and implications for the future • And a continuing predictor: The Canonical HEC Computer – Based on average and leading predictors 2 Trends in Highlight • Year 1 after Petaflops (1 A.P.) • Applying Petaflops Roadrunner & Jaguar to computational challenges • Deploying Petaflops Systems around the World starting with Jugene • Programming Multicore to save Moore’s Law – Quad core dominates mainstream processor architectures
    [Show full text]
  • 33Rd TOP500 List
    33rd TOP500 List ISC’ 09, Hamburg Agenda • Welcome and Introduction (H.W. Meuer) • TOP10 and Awards (H.D. Simon) • Hig hlig hts of the 30th TOP500 (E. ShiStrohmaier) • HPC Power Consumption (J. Shalf) • Multicore and Manycore and their Impact on HPC (J. J. Dongarra) • Discussion 33rd List: The TOP10 Rmax Power Rank Site Manufacturer Computer Country Cores [Tflops] [MW] Roadrunner 1 DOE/NNSA/LANL IBM USA 129,600 1,105.0 2.48 BladeCenter QS22/LS21 Oak Ridge National Jaguar 2 Cray Inc. USA 150,152 1,059.0 6.95 Laboratory Cray XT5 QC 2.3 GHz Forschungszentrum Jugene 3 IBM Germany 294,912 825.50 2.26 Juelich (FZJ) Blue Gene/P Solution NASA/Ames Pleiades 4 Research SGI USA 51,200 487.0 2.09 SGI Altix ICE 8200EX Center/NAS BlueGene/L 5 DOE/NNSA/LLNL IBM USA 212,992 478.2 2.32 eServer Blue Gene Solution University of Kraken 6 Cray USA 66,000 463.30 Tennessee Cray XT5 QC 2.3 GHz ANtilArgonne National ItIntrep id 7 IBM USA 163,840 458.61 1.26 Laboratory Blue Gene/P Solution Ranger 8 TACC/U. of Texas Sun USA 62,976 433.2 2.0 SunBlade x660420 Dawn 9 DOE/NNSA/LANL IBM USA 147,456 415.70 1.13 Blue Gene/P Solution Forschungszentrum JUROPA 10 Sun/Bull SA Germany 26,304 274.80 1.54 Juelich (FZJ) NovaScale /Sun Blade The TOP500 Project • Listing the 500 most powerful computers in the world • Yardstick: Rmax of Linpack – Solve Ax=b, dense problem, matrix is random • Update twice a year: – ISC’ xy in June in Germany • SCxy in November in the U.S.
    [Show full text]
  • The TOP500 Project Looking Back Over 16 Years of Supercomputing Experience with Special Emphasis on the Industrial Segment
    The TOP500 Project Looking Back Over 16 Years of Supercomputing Experience with Special Emphasis on the Industrial Segment Hans Werner Meuer [email protected] Prometeus GmbH & Universität Mannheim Microsoft Industriekunden – Veranstaltung Frankfurt /16. Oktober 2008 / Windows HPC Server 2008 Launch page 1 31th List: The TOP10 Rmax Power Manufacturer Computer Installation Site Country #Cores [TF/s] [MW] Roadrunner 1 IBM 1026 DOE/NNSA/LANL USA 2.35 122,400 BladeCenter QS22/LS21 BlueGene/L 2 IBM 478.2 DOE/NNSA/LLNL USA 2.33 212,992 eServer Blue Gene Solution Intrepid 3 IBM 450.3 DOE/ANL USA 1.26 163,840 Blue Gene/P Solution Ranger 4 Sun 326 TACC USA 2.00 62,976 SunBlade x6420 Jaguar 5 Cray 205 DOE/ORNL USA 1.58 30,976 Cray XT4 QuadCore JUGENE Forschungszentrum 6 IBM 180 Germany 0.50 65,536 Blue Gene/P Solution Juelich (FZJ) Encanto New Mexico Computing 7 SGI 133.2 USA 0.86 14,336 SGI Altix ICE 8200 Applications Center EKA Computational Research 8 HP 132.8 India 1.60 14,384 Cluster Platform 3000 BL460c Laboratories, TATA SONS 9 IBM Blue Gene/P Solution 112.5 IDRIS France 0.32 40,960 Total Exploration 10 SGI SGI Altix ICE 8200EX 106.1 France 0.44 10,240 Production Microsoft Industriekunden – Veranstaltung page 2 Outline Mannheim Supercomputer Statistics & Top500 Project Start in 1993 Competition between Manufacturers, Countries and Sites My Supercomputer Favorite in the Top500 Lists The 31st List as of June 2008 Performance Development and Projection Bell‘s Law Supercomputing, quo vadis? Top500, quo vadis? Microsoft Industriekunden – Veranstaltung
    [Show full text]
  • On4off Project – Welcome & Use Case „Vier Sterne Tisch“
    ON4OFF PROJECT – WELCOME & USE CASE „VIER STERNE TISCH“ UPDATE PROF. DR. – ING. MORRIS RIEDEL, JUELICH SUPERCOMPUTING CENTRE (JSC) / UNIVERSITY OF ICELAND HEAD OF HIGH PRODUCTIVITY DATA PROCESSING & CROSS-SECTIONAL TEAM DEEP LEARNING 1ST JULY 2019, ON4OFF PROJECT MEETING, JUELICH SUPERCOMPUTING CENTRE, GERMANY WELCOME AT FORSCHUNGSZENTRUM JUELICH JUELICH SUPERCOMPUTING CENTRE (JSC) OFFERING MODULAR SUPERCOMPUTING 1st July 2019 Page 2 JUELICH SUPERCOMPUTING CENTRE (JSC) Institute of Multi-Disciplinary Research Centre Juelich of the Helmholtz Association in Germany . Selected Facts . One of EU largest inter-disciplinary research centres (~5000 employees) . Special expertise in physics, materials science, nanotechnology, neuroscience and medicine & information technology (HPC & Data) [1] Holmholtz Association Web Page 1st July 2019 Page 3 UNIVERSITY OF ICELAND School of Engineering and Natural Sciences (SENS) . Selected Facts . Ranked among the top 300 universities in the world (by Times Higher Education) . ~2900 students at the SENS school . Long collaboration with Forschungszentrum Juelich . ~350 MS students and ~150 doctoral students. Many foreign & Erasmus students; english courses [2] University of Iceland Web page 1st July 2019 Page 4 HPC & DATA SCIENCE: A FIELD OF CONSTANT EVOLUTION Perspective: Floating Point Operations per one second (FLOPS or FLOP/s) 1.000.000 FLOP/s . 1 GigaFlop/s = 109 FLOPS ~1984 . 1 TeraFlop/s = 1012 FLOPS . 1 PetaFlop/s = 1015 FLOPS . 1 ExaFlop/s = 1018 FLOPS © Photograph by Rama, Wikimedia Commons 1.000.000.000.000.000 FLOP/s ~295.000 cores~2009 (JUGENE) >5.900.000.000.000.000 FLOP/s ~ 500.000 cores ~2013 end of service in 2018 1st July 2019 Page 5 GERMAN GAUSS CENTRE FOR SUPERCOMPUTING Alliance of the three national supercomputing centres HLRS (Stuttgart), JSC (Juelich) & LRZ (Munich) .
    [Show full text]
  • Europe Shoots up in TOP500: 4 Systems in the Top 10
    Press release For release: 18th June 2012, 11:00 AM Europe shoots up in TOP500: 4 systems in the top 10 The 39th TOP500 list (http://www.top500.org/lists/2012/06) was released on Monday, June 18, at the 2012 International Supercomputing Conference (ISC) in Hamburg, Germany. Four European systems are in the top 10: SuperMUC at #4, FERMI at #7, JUQUEEN at #8 and CURIE thin nodes at #9. SuperMUC, installed at Leibniz-Rechenzentrum (LRZ@GCS), Germany, ranks #4 in the TOP500 making it the most powerful system in Europe. SuperMUC is a System X iDataPlex from IBM. It is equipped with more than 155,000 processor cores, which deliver an aggregate peak performance of more than 3 Petaflops (3 quadrillion floating point operations per second, a 3 with 15 zeroes). More than 330 Terabytes of main memory are available for data processing. These data can be transferred between nodes via a non-blocking InfiniBand network with fat tree topology. In addition, up to 10 Petabytes of data can intermediately be stored in parallel file systems based on IBM’s GPFS. For permanent storage of user data like program source code, input data etc., a storage solution of NetApp with more than 4 Petabytes capacity is available, renowned for its high reliability. Furthermore, magnetic tape libraries with a capacity of 16.5 Petabytes are available for long-term archiving of data. „Since it is comprised of processors with a standard instruction set that are well known from laptops, PCs and servers, SuperMUC is especially user friendly. This makes adapting user software much easier than for many other of the TOP500 systems that only can achieve high performance by use of special accelerators but can hardly be used for the vast majority of application programs.“, explains Prof.
    [Show full text]
  • No Slide Title
    Cap 1 Introduction Introduction What is Parallel Architecture? Why Parallel Architecture? Evolution and Convergence of Parallel Architectures IC/Unicamp Fundamental Design Issues – Adaptado dos slides da editora por Mario Côrtes Mario por editorada slides dos Adaptado pag 1 2 What is Parallel Architecture? A parallel computer is a collection of processing elements that cooperate to solve large problems fast Some broad issues: • IC/Unicamp Resource Allocation: – – how large a collection? – how powerful are the elements? – how much memory? • Data access, Communication and Synchronization – how do the elements cooperate and communicate? – how are data transmitted between processors? – what are the abstractions and primitives for cooperation? • Performance and Scalability – how does it all translate into performance? – how does it scale? (satura o crescimento ou não) Adaptado dos slides da editora por Mario Côrtes Mario por editorada slides dos Adaptado 3 1.1 Why Study Parallel Architecture? Role of a computer architect: To design and engineer the various levels of a computer system to maximize performance and programmability within limits of technology cost IC/Unicamp and . – Parallelism: • Provides alternative to faster clock for performance (limitações de tecnologia) • Applies at all levels of system design (ênfase do livro: pipeline, cache, comunicação, sincronização) • Is a fascinating perspective from which to view architecture • Is increasingly central in information processing Côrtes Mario por editorada slides dos Adaptado pag 4 4
    [Show full text]
  • No. 160 • Jan. 2008 JUGENE: Jülich's Next Step Towards Petascale
    JUGENE: Jülich’s Next Step Computational scientists from many re- No. 160 • Jan. 2008 towards Petascale Computing search areas took the chance to apply for significant shares of Blue Gene/L com- When IBM Blue Gene technology became puter time in order to tackle issues that available in 2004/2005, Forschungszen- could not be resolved in the past. Due trum Jülich recognized the potential of this to a large user demand and in line with architecture as a leadership-class system its strategy to strengthen leadership-class for capability computing applications. A key computing, Forschungszentrum Jülich de- feature of this architecture is its scalability cided to procure a powerful next-generation towards petaflop computing based on low Blue Gene system. In October 2007, a 16- power consumption, small footprints and an rack Blue Gene/P system with 65,536 pro- outstanding price-performance ratio. cessors was installed. This system was In early summer 2005, Jülich started test- mainly financed by the Helmholtz Associ- ing a single Blue Gene/L rack with 2,048 ation and the State of North Rhine West- processors. It soon became obvious that phalia. With its peak performance (Rpeak) many more applications than expected of 222.8 TFlop/s and a measured LINPACK could be ported and efficiently run on the computing power (Rmax) of 167.3 TFlop/s, Blue Gene architecture. Due to the fact Jülich’s Blue Gene/P – dubbed JUGENE – that the system is well balanced in terms of was ranked second in the TOP500 list of processor speed, memory latency and net- the fastest computers in the world which work performance, many applications can was released in November 2007 in Reno, be successfully scaled up to large numbers USA.
    [Show full text]
  • IBM BG/P Workshop Lukas Arnold, Forschungszentrum Jülich, 14.-16.10.2009 Contact: [email protected] Aim of This Workshop Contribution
    IBM BG/P Workshop Lukas Arnold, Forschungszentrum Jülich, 14.-16.10.2009 contact: [email protected] aim of this workshop contribution ! give a brief introduction to the IBM BG/P (sw+hw) ! guide intensively through two aspects ! spent most time with hands-on ! this is not a complete reference talk, as there are already many of them ! aimed for HPC beginners 14.-16.10.2009 Lukas Arnold 2 contents ! part I - Introduction to FZJ/BGP ! systems at FZJ ! IBM Blue Gene/P architecture overview ! part II - jugene Usage ! compiler, submission system ! hands-on: “Hallo (MPI) World!” ! part III - PowerPC 450 ! ASIC, internal structure, compiler optimization ! hands-on: “Matrix-Matrix-Multiplication, a.k.a. dgemm” ! part IV - 3D Torus Network ! torus network strategy, linkage and usage, DMA engine ! hands-on: “Simple Hyperbolic Solver” and “communication and computation overlap” 14.-16.10.2009 Lukas Arnold 3 PART I INTRODUCTION TO FZJ/BGP 14.-16.10.2009 Lukas Arnold 4 Forschungszentrum Jülich (FZJ) ! one of the 15 Helmholtz Research Centers in Germany ! Europe’s largest multi-disciplinary research center ! Area 2.2 km2, 4400 employees, 1300 scientists 14.-16.10.2009 Lukas Arnold 5 Jülich Supercomputing Center (JSC) @ FZJ ! operation of the supercomputers, user support, R&D work in the field of computer and computational science, education and training, 130 employees ! peer-reviewed provision of computer time to national and European computational science projects (NIC, John von Neumann Institute for Computing) 14.-16.10.2009 Lukas Arnold 6 research
    [Show full text]