DOCSLIB.ORG

II Dual Processor TAM Controller

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
II Dual Processor TAM Controller - - - Telephone Answering Device Controllers Includes Specifications for the following parts: • Z89C65/C66 • Z89C67/C68 .Databook DC 8300-01 Introduction II Superintegration™ ~ Products Guide liiim Z89C65, Z89C66 (ROMless) II Dual Processor T.A.M. Controller Z89C67, Z89C68 (ROM less) II Dual Processor Tapeless T.A.M. Controller Support Products IJ Zilog•s Literature Guide a Ordering Information TAD DATABOOK TABLE OF CONTENTS TITLE PAGE INTRODUCTION ...................... .,,, ...... ,.,. ...... ,, ...... ,,,,,, .. ,. .... ,,,,,,,,,,,,,,,, ........ ,,,,,,,,,,,,,,,, ......................... 1-1 ZILOG'S SUPERINTEGRATIONTM PRODUCTS GUIDE .............................................................. S-1 Z89C65, Z89C66 (ROMLESS) DUAL PROCESSOR T.A.M. CONTROLLER .............. 1-1 PRELIMINARY PRODUCT SPECIFICATION Z89C67, Z89C68 (ROMLESS) DUAL PROCESSOR TAPELESS ................................... 2-1 T.A.M. CONTROLLER PRELIMINARY PRODUCT SPECIFICATION SUPPORT PRODUCTS ...................................................................................................................3-1 ZILOG'S LITERATURE GUIDE ORDERING INFORMATION ..................................................... l-1 INTRODUCTION Zilog's Focus on Application Specific Products Helps You Maintain Your Technological Edge Zilog's TAD products are suitable for a broad range of speech synthesis and compression applications, including answering and voice mail systems and cordless telephones. Whichever device you choose, you'll find a comprehensive feature set and easy-to-use development tools to speed your design time to production. Z89C65, Z89C66 (ROMless) Dual Processor T.A.M. Controller The ZS9C65/C66 combines the powerful Superintegration"' of a ZS® microprocessor, AID and D/A, and a ZS9COO Digital Signal Processor (DSP) into a single-chip design enhancing the capabilities of tape-based answering machines. The addition of the DSP allows sophisticated LPC speech/tone generation, DTMF decode/generation, VOX/CPS functions, while keeping the microprocessor free for system functions such as keyboard and LED/LCD control. Complete User Toolbox software eliminates the need to write DSP code, greatly reducing code complexity and time to market. The ZS9C66 is the ZS ROMless version of the ZS9C65. Z89C67, Z89C68 (ROMless) Dual Processor Tapeless T.A.M. Controller Like the ZS9C65/C66, the ZS9C67/C68 combines a ZS microprocessor, ZS9COO DSP, dual codec interface, and ARAM interface in a single-chip design offering one of the most compact solutions for all-digital answering machines. Complete User Toolbox software eliminates the need to write DSP code, greatly reducing code complexity. The Z89C67/C6S supports selectable speech compression down to 7 Kbps. The Z89C6S is the ZS ROMless version of the ZS9C67. 1-1 Superintegration TM ~ Products Guide liim Z89C65~ Z89C66 (ROMless) Dual T.A. • Controller Z89C67, Z89C68 (ROMless) Dual Processor Tapeless TmA.M. Controller Support Products Zilogis literature Guide Ordering Information Block ROM 4KROM Z8 I DSP ZB DSP 111 Z8 DSP ZS l DSP Diagram UART i CPU 24KROM 6KROM 6K DSP ROM 8611 : CPU 24K I 4K ROM ROM AID D~I 'RAM PORT CODEC INTF. CODEC INTFJ. PWM COUNTER/ I RAM WOT 236 RAM P1 [ RAM RAM RAM TIMERS AID I D/A EXT. REFRESH PWM REFRESH l PORT PO!P1jP2!P3 P2 P3 PO 47 DIGITAL 1/0 OUT ( 43 DIGITAL 1/0 27 DIGITAL 1/0 Part# Z08600/Z08611 Z86C30/E30 Z89C65 Z89C66 ZB9C67 Z89C68 Z86C40/E40 Description Z8® NMOS Z8" Consumer Controller Telephone Answering Telephone Answering Telephone Answering Telephone Answering (CCPi Processor (CCPj Controller with OSP Controller with DSP LPG Controller with digital Controller with digital 8600=2KROM with 4K ROM LPC voice synthesis voice synthesis and DTMF voice encode and decode voice encode and decode 8611 =4KROM C30 = 28-pin and DTMF detection detection and external DTMF detection and full DTMF detection and C40 = 40-pin ROM/RAM intertace memory control intertace external ROM/RAM E30/E40 =OTP version intertace Process/Speed NMOS 8,12 MHz CMOS 12 MHz CMOS20MHz CMOS20 MHz CMOS 20 MHz CMOS20MHz Features 2K/4KROM 4K ROM, 236 RAM ZS® Controller Z8® Controller Z8® Controller ZB® Controller 128 Bytes RAM 2 Standby Modes 24KROM 16-bit DSP 24KROM 64K ROM (external) 22/32 1/0 lines 2 Counter/Timers 16-bit DSP 4KWord ROM 16-bit DSP 16-bit DSP, 6K word ROM On-chip oscillator ROM Protect 4KWord ROM 8-bit ND with AGC 6KWord ROM DTMF macro available 2 Counter/Timers RAM Protect 8-bit ND with AGC DTMF macro available DTMF macro available LPC macro available 6 vectored, priority 4 Ports (86C40/E40) DTMF macro available LPC macro available LPC macro available 10-bit PWM D/A interrupts 3 Ports (86C30/E30) LPC macro available 10-bit PWM D/A 10-bit PWM D/A Other DS Psoftware UART (Z8611) Brown-Out Protection 10-bit PWM D/A Other DSP software Other DSP software options available 2 Analog Comparators Other DSP software options available options available ARAM/DRAM control/ LowEMI options available External ROM/RAM ARAM/DRAM!ROM intertace Watch-Dog Timer 471/0 Pins capability Controller & lntertace External ROM/RAM Auto Power-On Reset 311/0 Pins Dual Codec lntertace Dual Codec lntertace low Power option 431/0 271/0 Package 28-pin DIP 28-pin DIP 68-pin PLCC 68-pin PLCC 84-pin PLCC 84-pin PLCC 40-pin DIP 40-pin DIP 44-pin PLCC 44-pin PLCC, QFP Application Low cost tape board Window Control Fully featured cassette General-Purpose DSP Voice Processing, Voice Processing, TAD Wiper Control answering machines applications in TAD and DSP applications in DSP applications in Sunroof Control with voice prompts other high-pertormance tapeless TAD and other tapeless TAD and other Security Systems and DTMF signaling 1-tape voice processors high-pertormance high-pertormance Hape '£ TAD 1-tape voice processors voice processors II en N TV Controller IR Controller Cable TV Block BK ROM 6KROM CHAR ROM 1K/6K ROM 2K/8K/16K ROM 4KROM Diagram ZBCPU 4KCHAR ROM 3KCHARROM COMMAND ZBCPU CPU ZBCPU I RAM ZBCPU I RAM INTERPRETER 128,256, WOT OSD OSD ANALOG WOT 124RAM 768RAM WOT 236 RAM P1 13 TIMER 5 7 TIMER 3 SYNC/DATA I OSD PWM WOT PORTS PWM WOT PORTS SLICER CTRL P2 P3 POIP1IP2IP3 P2 P3 PO P6 Part# Z86C27/127 /97 Z86227 Z86128 Z86L06/l29 Z86L7Dmfl2 Z86C40/E40 Z86C61/62 (0193) Description ZB" Digital Television Standard DTC features line 21 Controller 18-pin ZB" Consumer ZSS (CCPj low-voltage zs• Consumer Conlroller Izs• MCU with Controller MCU with with reduced ROM, (l21Cjfor Controller Processor parts that have more Processor (CCPi Expanded I/O's logic functions needed RAM, PWM outputs Closed Caption (CCPj low-voltage and ROM. RAM and special with 4K ROM (C40) and 16K ROM for Television Controller, for greater economy Television low-current battery Countermmers for E40 = OTP version VCRs and Cable operation automated output 1K-6KROM drive capabililies Process/Speed CMOS4 MHz CMOS4 MHz CMOS 12MHz LowVollage CMOS 8 MHz I Low Voltage CMOS 8 MHz I CMOS 12 MHz CMOS 16, 20 MHz Features ZB/DTC Architecture ZB/DTC Architecture Conforms to FCC zs• Architecture ZSS Archilecture 4K ROM, 236 RAM 16K ROM BK ROM, 256-byte RAM 6K ROM, 256-byte RAM line 21 format 1K ROM & 6K ROM 2K/8K/16K ROM 2 Standby Modes Full duplex UART 160x7-bit video RAM 120x7-bil video RAM Parallel or serial modes Watch-Dog nmer Watch-Dog Timer 2 Countermmers 2 Standby Modes On-Screen Display OSD on board Stand-alone operation 2 Analog Comparators 2 Analog Comparators ROM Protect (STOP and HALT) (OSD) video controller Programmable color, 2 Counter/Timers Programmable color, size, size, position attributes On-board data sync with output option wilh output option RAM Protect position attributes 7PWMs and slicer 2 Standby Modes 2 Standby Modes 4 Ports ROM Protect option 13 PWMs for D/A 96-character set On-board character 2 Counter/Timers 2 Enhanced Counter/ Brown-Dul Protection RAM Protect option conversion 3Kx6-bit character generator Auto Power-On Reset Timers, Auto Pulse 2 Analog Comparators Pin compatible to 128-character set generator ROM -Color 2 volt operation Reception/Generation LowEMI Z86C21 4Kx6-bit char. Gen. ROM Watch-Dog Timer (WDn RC OSC option Auto Power-On Reset Watch-Dog Timer C61 =4 Ports Watch-Dog Timer (WDT) Brown-Out Protection - Blinking - Italic Low Noise option 2 volt operation Auto Power-On Reset C62= 7 Ports Brown-Out Protection 3 Ports/20 pins Brown-Out Protection - Underline RC DSC option Low Power option 5 Ports/36 pins 2 Standby Modes Brown-Out Protection 2 Standby Modes LowEMI Mode High current drivers (2, 4) LowEMI Mode High current drivers (4) Package 64-pin DIP 40-pin DIP 18-pin DIP 18-pin DIP 20-pin DIP (L71), 40-pin DIP 40-pin DIP (C61) 52-pin active (127) 18-pin S_OIC 18-pin DIP, SOIC (L70) 44-pin PLCC,QFP (C61) 40,44-pin DIP, PLCC, QFP 68-pin PLCC (C62) (l72) Application Low-end Television Low-end Television TVs. VCRs. Decoders LR. Controller LR. Controller Window Control Cable Television Cable/Satellite Receiver Cable/Satellite Receiver Portable battery Portable battery Wiper Conlrol Remote Control operations operations Sunroof Control Security Security Systems TAD Data Pump Single Chip Controllers Block DSP Z8 I DSP ZS I DSP GGG 241/0 2DMA Diagram 24K 4K WORD 4KWORD 512 RAMl4K ROM I ROM ZBO 2 UART ROM ROM ESCC 116550 1 16-BIT MAC 256 BYTESl512 WORD 256 BYTES 1512 WORD (2 CH) MIMIC CPU 2 CIT RAM RAM RAM RAM GTG DATA C/Ser I RAM 8-Bit I 10-Bit 8-BIT I 10-BIT 1/0 1/0 AID D/A AID D/A ZBO GPU 8180 MMUI OSC G Part# Z89COO Z89120 Z89920 Z84G15 Z80182 Z80180 Z85230 Description 16-Bit Digital Signal Zilog Modem/Fax Zilog Modem/Fax IPC/EIPC Controller Zilog Intelligent
Load more

Recommended publications
  • An Embedded Controller for an Active Magnetic Bearing and Drive Electronic System
    An embedded controller for an active magnetic bearing and drive electronic system A dissertation presented to The School of Electrical, Electronic and Computer Engineering North-West University In partial fulfilment of the requirements for the degree Magister Ingeneriae in Electrical and Electronic Engineering by Rikus le Roux Supervisor: Prof. G. van Schoor Assistant-supervisor: Mr. J. Jansen van Rensburg Project manager: Dr. E.O. Ranft November 2009 Potchefstroom Campus i ii Declaration I hereby declare that all the material incorporated in this thesis is my own original unaided work except where specific reference is made by name or in the form of a numbered reference. The word herein has not been submitted for a degree at another university. Signed: Rikus le Roux Date iii iv Project information Personal contact details: Name : Mr. R.R le Roux Organization : North-West University, School for Electrical and Electronic Engineering Address : Private bag X6001, Potchefstroom 2520 Telephone : (018) 299 4298 Fax : (018) 299 1977 E-Mail : [email protected] Supervisor contact details: Name : Prof. G. van Schoor Organization : North-West University, School for Electrical and Electronic Engineering Address : Private bag X6001, Potchefstroom 2520 Telephone : (018) 299 1962 Fax : (018) 299 1977 E-Mail : [email protected] Project manager: Name : Dr. E.O Ranft Organization : North-West University, School for Electrical and Electronic Engineering Address : Private bag X6001, Potchefstroom 2520 Telephone : (018) 299 1975 Fax : (018) 299 1977 E-Mail : [email protected] Assistant-supervisor: Name : Mr. J. Jansen van Rensburg Organization : North-West University, School for Electrical and Electronic Engineering Address : Private bag X6001, Potchefstroom 2520 Telephone : (018) 299 4298 Fax : (018) 299 1977 E-Mail : [email protected] v vi Summary The North-West University is currently conducting research in the area of active magnetic bearings (AMBs).
    [Show full text]
  • D 3 0 ..(D N ::S0 ..A -(I" ..(I)
    -....::s ..m Ci Q. ::a (D 3 0 ..(D n ::s0 ..a -(i" ..(I) - Zilog Infrared Remote Controllers (ZIRC™) Includes Specifications for the following parts: • Z86L06 • Z86L29 • Z86L70/L71/L72/E72 Databook DC 8301-01 Introduction Superi ntegration TM Products Guide El Z86L06 Low Voltage CMOS ZB® CCP™ Consumer Controller Processor II Z86L29 6K Inf rared Remote (IR) Controller II Z86L70/L71/L72/E72 Zilog Infrared Remote II Controller Family (ZIRCT) Application Note and II Support Product Information A Zilog•s Literature Guide II Ordering Information ZIRC™ DATABOOK TABLE OF CONTENTS TITLE PAGE INTRODUCTION ......................................................................................................,,,,,,....,.,, ............. 1-1 ZILOG1S SUPERINTEGRATION™ PRODUCTS GUIDE .............................................................. S-1 Z86L06 Low VOLTAGE CMOS ZS® CCP™ ....................................................................... 1-1 CONSUMER CONTROLLER PROCESSOR Z86L29 6K INFRARED REMOTE .............................................................................................. 2-1 (IR) CONTROLLER Z86L70/L71/L72/E72 ZILOG INFRARED REMOTE ........................................................... 3-1 CONTROLLER FAMILY (ZIRC™) APPLICATION NOTE AND ............................................................................................................. 4-1 SUPPORT PRODUCT INFORMATION ZILOG 1S LITERATURE GUIDE ORDERING INFORMATION ..................................................... L-1 INTRODUCTION Zilog's Focus on the Hand-Held
    [Show full text]
  • Architetture Dei Processori Edizione 1.0 11/09/2006
    Architetture dei processori Edizione 1.0 11/09/2006 Nota: L'attuale versione del libro è reperibile all'indirizzo: http://it.wikibooks.org/wiki/Architetture_dei_processori 1 Indice dei contenuti Architetture dei processori...................................................................................................................1 Introduzione..........................................................................................................................................3 Definizione...........................................................................................................................................4 Storia.....................................................................................................................................................5 Set di istruzioni.....................................................................................................................................6 CISC.................................................................................................................................................6 RISC.................................................................................................................................................6 CRISC..............................................................................................................................................7 Processore monolitico..........................................................................................................................8 Unità di decodifica...........................................................................................................................9
    [Show full text]
  • ZSDOS User's Guide 1.0D
    ZSDOS 1.0 Ein Ersatz des CP/M 2.2 BDOS User's Guide © Copyright 1987, 1988 by Harold F. Bower Cameron W. Cotrill Carson Wilson Published by Plu*Perfect Systems 410 23rd St. Santa Monica, CA 90402 (213)-393-6105 (abends) Ein Dokument ZSDOS, die Dokumentation und die Utility-Programme sind copyright © 1987, 88 by Harold F. Bower, Cameron W. Cotrill und Carson Wilson – Alle Rechte vorbehalten. Harold F. Bower Cameron W. Cotrill Carson Wilson PO Box 313 2935 Manhattan Ave 1359 W. Greenleaf Ft. Meade, MD 20755 La Crescenta, CA 91214 Chicago, IL 60626 Ladera Z-Node Lillipute Z-Node I 213/670-9465 312/649-1730 ZSDOS ist nun Originalcode, entstand jedoch aus P2DOS 2.1 © 1985 by H.A.J. Ten Brugge – Alle Rechte vorbehalten. INITDIR.COM entstand aus einem Programm gleichen Namens und ist copyright © 1985 by H.A.J. Ten Brugge – Alle Recht vorbehalten. Teile des Codes zur Einbindung der P2DOS- Datumsstempel stammen von DATE.ASM ebenfalls von H.A.J. Ten Brugge. ZCNFG.COM ist copyright © 1988 by Al Hawley. Wir danken ihm dafür, daß wir ZCNFG.COM dem ZSDOS-Paket beilegen dürfen. Der ZDS DateStamper, der ZDDOS DateStamper, DateStamper-Treiber in DS2BOTH und P22BOTH sowie eine Vielzahl von Uhrentreibern wurden in Kooperation mit Plu*Perfect Systems entwickelt und verwenden eine lizensierte Technologie von Plu*Perfect. DateSweep, DsConfig, SetTerm und PutDS sind copyright © 1987 by Plu*Perfect Systems - Alle Rechte vorbehalten. Sie sind mit Einverständnis von Plu*Perfect Systems enthalten. Abschnitt 4.10 wurde dem Plu*Perfect DateStamper Manual entnommen und ist copyright © 1987 by Plu*Perfect Systems – Alle Rechte vorbehalten.
    [Show full text]
  • United States International Trade Commission Washington, D.C
    UNITED STATES INTERNATIONAL TRADE COMMISSION WASHINGTON, D.C. Before the Honorable E. James Gildea Administrative Law Judge In the Matter of CERTAIN WIRELESS CONSUMER Investigation No. 337-TA-853 ELECTRONICS DEVICES AND COMPONENTS THEREOF RESPONDENTS’ NOTICE OF PRIOR ART Pursuant to Ground Rule 4 and the procedural schedule set forth in Order No. 7, dated October 1, 2012, Respondents Acer Inc., Acer America Corporation, Amazon.com, Inc., Barnes & Noble, Inc., Garmin Ltd., Garmin International, Inc., Garmin U.S.A., Inc., HTC Corporation, HTC America, Inc., Huawei Technologies Co., Ltd., Kyocera Corporation, Kyocera Communications, Inc., LG Electronics, Inc., LG Electronics USA, Inc., Nintendo Co., Ltd., Nintendo of America, Inc., Novatel Wireless, Inc., Samsung Electronics Co., Ltd., Samsung Electronics America, Inc., Sierra Wireless, Inc., Sierra Wireless America, Inc., ZTE Corporation, and ZTE (USA) Inc. (collectively, “Respondents”) hereby respectfully submit their Notice of Prior Art for U.S. Patent No. 5,809,336 (“Patent-in-Suit”). Respondents may rely on the prior art identified or incorporated in this Notice to establish invalidity or unenforceability of the asserted claims of the patent-in-suit, and/or to demonstrate the relevant state of the art and/or level of skill in the art. In addition, Respondents incorporate herein by reference, and reserve the right to rely upon any prior art (1) identified or produced by Complainants, any other party, any third party, or the Commission Investigation Staff to this Investigation; (2) included on any party's hearing exhibit list; (3) contained within any patent prosecution history of the Patent-in-Suit; (4) contained within any patent prosecution history that relates to the Patent-in-Suit, including parent applications, child applications, and foreign counterparts to the Patent-in-Suit; (5) that is the foreign equivalents to any patent art incorporated herein; and (6) cited in any expert report served during this Investigation.
    [Show full text]
  • Architetture Dei Processori Edizione 0.9 18/06/2006
    Architetture dei processori Edizione 0.9 18/06/2006 Nota: L'attuala versione del libro è reperibile all'indirizzo: http://it.wikibooks.org/wiki/Architetture_dei_processori 1 Indice dei contenuti Architettura dei processori...................................................................................................................1 Introduzione..........................................................................................................................................3 Definizione...........................................................................................................................................4 Storia.....................................................................................................................................................5 Set di istruzioni.....................................................................................................................................6 CISC.................................................................................................................................................6 RISC.................................................................................................................................................6 CRISC..............................................................................................................................................6 Processore monolitico..........................................................................................................................7 Unità di decodifica...........................................................................................................................8
    [Show full text]
  • Producing This Issue
    w No. 37 Sept./Oct. 1987 $3.95 T H E M C R 0 TEe H N CAL J o u R N A L Desktop Publishing On A PC ~~~~ - Build Hi-Res Grapl r For $6.00 0;;' How We F/rx/tl(nl Jois /mle e...d a..IltUII) Til., O~I~.' I~. I~~.. !till r.nlllo!~" '" 'b. C 0:.1'0",,, I,.~"'," IffI."":,.,-...,,,fJl i 1.. '..... "" .. ..... Ih.bC""Pb'''".1c1v,.."n.r (f,ot-oblyTho\,,,.'l<odLo,'!lIl'l' ""''''h_''"''''~I¥7''J''''''R>ilrll>_' ' W. ha-J .... ~'I 01 " oo rln ,II "M.ybe WI c.dJ d,.!<It ur I~' . " Itt' ."do- wt.oI-dp' ..·1 d,,,,,''''/w I .b~Iry*"" ~~n:'~·~: k :': . ~~ b:r~~~~~ ~:! ~=~;!I!'::1I:r.Ic~~I';:. ~:;l:" a~d Oesig: abase 1'"',. ... A.oN''',I'''''".~/'t'''".,.,.to ._ . dllllevl! I. proof Ih. .. ~"r '~"' I!" "lJ · hf "'''''A''~fIt",. • _tA''I.,.·IrtfM·'' So 1),P"if.IUft w" IIIwI • I 1 (Aftd ",·v I .....w w''"'" I .. ho:fno''''''f'''I'IJ''d.''..,fb/;Jf_1 l "t.' ."It h11IAN .... fMlM"NlbANII«"''''' ~~u,~:;j"l1y, Pltt""ftt.tI,p;:;~r:; rl:;~~"':~r.:~tlJ~~lhad ' '" I ~ Hu Part 3 :.io..yb-"_ ..,,II:/Af'K1WII .., .. t:4,..""', ... ,. ,i,N,. ..;",lA.... tI<:'~·::! ':t~t~·:.::nt~!1r .. : I ~:":: a~:\'.~:-;':. .. ~ 1>:~lftT~:~~: : I "'" A;",.,., .., ~,.Jtl,¥,i' N7 In wlh Ih ~ au ....... btl' • 9~~. c.. up. Ih' o».p*"'~ w"1 aood 1 hll ~r Sandy BrI ,er popular "7""".J".t"""ft¥'I"f.fJ, kWl.ilpkl. hml,." .. ,.....,fUw' "",, ;:~.~:.!,.~~.~ ..w~~ I~:~I':~ : ~~~~'i.. ;::d"::'h.1 w?::;"::kl i,, .
    [Show full text]
  • Unit-04/Lecture-01 MEMORY ORGANISATION
    Unit-04/Lecture-01 MEMORY ORGANISATION Memory map In computer science, a memory map is a structure of data (which usually resides in memory itself) that indicates how memory is laid out. Memory maps can have a different meaning in different parts of the operating system. It is the fastest and most flexible cache organization uses an associative memory. The associative memory stores both the address and content of the memory word. In the boot process, a memory map is passed on from the firmware in order to instruct an operating system kernel about memory layout. It contains the information regarding the size of total memory, any reserved regions and may also provide other details specific to the architecture. In virtual memory implementations and memory management units, a memory map refers to page tables, which store the mapping between a certain process's virtual memory layout and how that space relates to physical memory addresses. In native debugger programs, a memory map refers to the mapping between loaded executable/library files and memory regions. These memory maps are used to resolve memory addresses (such as function pointers) to actual symbols. Fig.4.1 we dont take any liability for the notes correctness. http://www.rgpvonline.com A memory map is a massive table, in effect a database, that comprises complete information about how the memory is structured in a computer system. A memory map works something like a gigantic office organizer. In the map, each computer file has a unique memory address reserved especially for it, so that no other data can inadvertently overwrite or corrupt it we dont take any liability for the notes correctness.
    [Show full text]
  • Workshop 92 Prague, January 20 - 24, 1992
    CZECH TECHNICAL UNIVERSITY IN PRAGUE ZIKOVA 4, 166 35 PRAGUE 6, CZECHOSLOVAKIA INIS-mf —13201 WORKSHOP 92 PRAGUE, JANUARY 20 - 24, 1992 PART B Physical and Chemical Properties of Materials - Material Engineering - Physics - Physical Electronics and Optics - Communications - Measurements of Physical Quantities - Power Electronics - Architecture and Planning, Regeneration - Environmental Engineering - Power Engineering - Energy Savings vv CZECH TECHNICAL UNIVERSITY IN PRAGUE ZIKOVA 4, 166 35 PRAGUE 6. CZECHOSLOVAKIA WORKSHOP 92 PRAGUE, JANUARY 20 - 24, 1992 PART B Physical and Chemical Properties of Materials - Material Engineering - Physics - Physical Electronics and Optics - Communications - Measurements of Physical Quantities - Power Electronics - Architecture and Planning, Regeneration - Environmental Engineering - Power Engineering - Energy Savings CONTENTS 1. PHYSICAL AND CHEMICAL PROPERTIES OF MATERIALS 1.1 HARD MAGNETIC MATERIAL MEASUREMENT SYSTEM ... 11 T. Jakl and P. Kašpar 1.2 EQUIPMENT FOR P1XE ANALYSIS WITH EXTERNAL BEAM . I 3 J. Král, J. Voltr, R. Salomonovič and T. Bačíková 1. 3 X-RAYS DIFFRACTION ANALYSIS OF STRESS FIELD 1 - 5 N. Ganev and I. Kraus 1.4 NEUTRON DIFFRACTION STUDY OF PR, _ ^SR^MNO-, PE- 1 7 ROVSKITES M. Dlouhá, Z. Jirák, K. Knížek and S. Vratislav 1. 5 EFFECT OF RADIATION ON THE REACTIVITY OF MIXED 1 << OXIDES M. Pospíšil and M. M arty kán 1.6 USE OF NUCLEAR CHEMISTRY METHOD IN STUDY OF HYD- ! II ROGENATION R. Kudláček 1.7 COMPOSITE ION-EXCHANGERS, THEIR DEVELOPMENT AND 1 -13 USE F. Šebesta, A. Motl and J. John 1. 8 DEVELOPMENT OF HIGH CONDUCTIVE POLYMERIC COM 1 15 POŠITE V. Bouda, J. Lipták, V. Márová and F. Polena 1. 9 CRYSTALLIZATION OF "TUNABLE" SUBSTRATE OF MA- 1 17 TERIALS , J.
    [Show full text]
  • The Misosys Quarterly
    THE MISOSYS QUARTERLY In this issue: • UNDATE reverses DATECONV by L M Garcia-Barro 80x86 assembly language by Phil Oliver Converting LDOS filters to LS-DOS Previewing output from SCRIPSIT Announcing PRO-WAM Release 2 Learn MORSE with CODE/BAS TU , M 21 / Volume I, Issue Iv Spring 1987 $10 THE MISOSYS QUARTERLY Volume I, Issue iv Spring 1987 17 P.O.l):f SOX297 Table of Contents I AOS1 2;. I The Blurb .......................2 Announcing New Products RATFOR-86 Th and RATFOR-M4 Th ............6 PRO-WAN"' Release 2 ...............9 Letters to the Editor ................13 LDOS" Information ..................20 LS-DOS' Information .................32 The LSI Column. ...............44 LSI Patches to LS-DOS Th 6.3 ............45 MS-DOS" Information ..................47 Applications for the User UNDATE by Luis M. Garcia-Barro .........56 STRIP/BAS by James K. Beard, Ph.D . 59 MORSE code from a Model 4 ............60 Data Indexing using BASIC by Paul Wade ......62 Previewing output with SCRIPSIT by Roy Soltoff . 62 The Programmer's Corner Using I/O Redirection with MC by M. Johnston . 64 Writing filters for LS-DOS by Roy Soltoff . 64 8086 Assembly Language by Phil Oliver . 71 MISOSYS Products' Tidbits ..............78 EnhComp - BASIC compiler ............80 MC - C compiler ................83 PRO-WAM - Window and Application Manager . ,. 96 The PATCH Corner ..................96 Our Compuserve Forum ................103 Copyright © 1987 by MISOSYS, Inc., All rights reserved P0 Box 239, Sterling, VA, 22170-0239 703-450-4181 Volume Liv THE MISOSYS QUARTERLY - SPRING 1987 Volume I.iv The Blurb time I have to spend working up articles, and the more time I can spend on programming.
    [Show full text]