DOCSLIB.ORG

United States International Trade Commission Washington, D.C

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
United States International Trade Commission Washington, D.C UNITED STATES INTERNATIONAL TRADE COMMISSION WASHINGTON, D.C. Before the Honorable E. James Gildea Administrative Law Judge In the Matter of CERTAIN WIRELESS CONSUMER Investigation No. 337-TA-853 ELECTRONICS DEVICES AND COMPONENTS THEREOF RESPONDENTS’ NOTICE OF PRIOR ART Pursuant to Ground Rule 4 and the procedural schedule set forth in Order No. 7, dated October 1, 2012, Respondents Acer Inc., Acer America Corporation, Amazon.com, Inc., Barnes & Noble, Inc., Garmin Ltd., Garmin International, Inc., Garmin U.S.A., Inc., HTC Corporation, HTC America, Inc., Huawei Technologies Co., Ltd., Kyocera Corporation, Kyocera Communications, Inc., LG Electronics, Inc., LG Electronics USA, Inc., Nintendo Co., Ltd., Nintendo of America, Inc., Novatel Wireless, Inc., Samsung Electronics Co., Ltd., Samsung Electronics America, Inc., Sierra Wireless, Inc., Sierra Wireless America, Inc., ZTE Corporation, and ZTE (USA) Inc. (collectively, “Respondents”) hereby respectfully submit their Notice of Prior Art for U.S. Patent No. 5,809,336 (“Patent-in-Suit”). Respondents may rely on the prior art identified or incorporated in this Notice to establish invalidity or unenforceability of the asserted claims of the patent-in-suit, and/or to demonstrate the relevant state of the art and/or level of skill in the art. In addition, Respondents incorporate herein by reference, and reserve the right to rely upon any prior art (1) identified or produced by Complainants, any other party, any third party, or the Commission Investigation Staff to this Investigation; (2) included on any party's hearing exhibit list; (3) contained within any patent prosecution history of the Patent-in-Suit; (4) contained within any patent prosecution history that relates to the Patent-in-Suit, including parent applications, child applications, and foreign counterparts to the Patent-in-Suit; (5) that is the foreign equivalents to any patent art incorporated herein; and (6) cited in any expert report served during this Investigation. Respondents’ discovery and investigation in connection with this lawsuit are continuing, including discovery from third parties, and, thus, these disclosures are based on information obtained to date. Accordingly, Respondents reserve the right to modify, amend or supplement this Notice as additional information or prior art is discovered, in particular in view of, without limitation, (1) information provided by Complainants concerning its infringement allegations, theories, contentions, or facts supporting them; (2) information provided by Complainants concerning the alleged priority, conception, and reduction to practice dates for any of the asserted claims; (3) any change by Complainants in the claims they are asserting; (4) additional prior art obtained through discovery, including without limitation discovery from Complainants or from third parties; (5) the disclosures of witnesses not yet disclosed; (6) information provided by Complainants to rebut any contentions regarding the prior art or Respondents’ invalidity or unenforceability positions; (7) the Court’s claim construction order; or any other basis in law or in fact. Respondents also specifically reserve the right to modify, amend or supplement this Notice to the extent Complainants are permitted to amend the priority dates for any of the asserted claims. Subject to the above stated reservations, Respondents identify the following references relating to invalidity and/or unenforceability of the Patent-in-Suit. Persons with knowledge include without limitation all inventors, designers, authors, assignees, manufacturers, and users of the references below. I. PRIOR ART PATENTS Exhibit A contains a list of prior art patents for the Patent-In-Suit. II. PRIOR ART PUBLICATIONS - 2 - Exhibit B contains a list of prior art publications for the Patent-In-Suit. III. PRIOR INVENTORS AND/OR PERSONS HAVING KNOWLEDGE OF PRIOR INVENTION, USE, AND/OR SALE Charles H. Moore, inventor of Patent-In-Suit, c/o Kenneth H. Prochnow Chiles and Prochnow, LLP at 2600 El Camino Real, Suite 412, Palo Alto, CA 94306-1719 Russell H. Fish III, inventor of Patent-In-Suit, 5400 Preston Oaks Road, Apt. 1112, Dallas, Texas 75254 Patentees or named authors identified in connection with each reference listed in Sections I and II above, current address unknown Companies or creators/designers of products identified in connection with each reference listed in Section IV, current address unknown Persons with knowledge regarding the authenticity, publication, public use, and/or on sale dates of any references listed in Sections I, II, and IV, current address unknown IV. PRIOR ART DEVICES/SYSTEMS OFFERED FOR SALE OR PUBLICLY USED OR KNOWN Respondents identify all versions of the following prior art devices sold, offered for sale, known, or used prior to August 3, 1989, as well as documents, source code, and schematics describing the same. Device/System MC68332 and related devices by Motorola. MC16805H2 device by Motorola. Motorola Pager Chips. HP Sacajawea Chip. μPD75008 device by NEC. TLCS47 by Toshiba. Sharp SM 550 4-bit Microcomputer. - 3 - Device/System MAB8400 device by Philips. TMS370 device by Texas Instruments. T414M Transputer by INMOS Limited. The INMOS Transputer family of products. MN1880/1890 Series Microprocessor by Matsushita Electronics Corporation MCS6500 and related chips by MOS Technology, Inc. Hitachi HD64180 Family High Integration CMOS Microcontrollers Z8/Z80/Z180/Z280/Z8000/Z80000 families of devices by Zilog SB180 by Micromint TMS320 devices by Texas Instruments Motorola MC68701 Microprocessor Unit Motorola MC6801 Microprocessor Unit Motorola MC6803 Microprocessor Unit Dated: November 16, 2012 Respectfully submitted, /s/ Timothy Bickham Charles F. Schill Alice Kipel Timothy Bickham Steptoe & Johnson LLP 1330 Connecticut Avenue, NW Washington, DC 20036 Telephone: (202) 429-3000 Huan-Yi Lin Steptoe & Johnson LLP 2121 Avenue of the Stars Suite 2800 Los Angeles CA 90067 Counsel for Respondent Huawei Technologies Co., Ltd. _/s/ Daniel F. Smith_____________________ Louis S. Mastriani Sarah E. Hamblin - 4 - Daniel F. Smith Dana L. Watts ADDUCI, MASTRIANI & SCHAUMBERG, L.L.P. 1133 Connecticut Avenue, N.W., 12th Floor Washington, DC 20036 Telephone: (202) 467-6300 Adam P. Seitz Eric A. Buresh Jason R. Mudd ERISE IP, P.A. 6201 College Boulevard, Suite 300 Overland Park, KS 66211 Telephone: (913) 777-5600 Facsimile: (913) 777-5601 Counsel for Respondents Garmin Ltd., Garmin International, Inc. and Garmin USA, Inc. /s/ Paul F. Brinkman David Eiseman Paul F. Brinkman Michael James O’Connor Pamela L. Van Dort Quinn Emanuel Urquhart & Sullivan, LLP 1299 Pennsylvania Ave. NW, Suite 825 Washington, DC 20004 Tel.: (202) 538-8000 Fax: (202) 538-8100 E-mail: [email protected] Counsel for Respondent Barnes & Noble, Inc. /s/ Christian A. Chu_________________ Michael J. McKeon Richard A. Sterba Christian A. Chu Scott A. Elengold Kevin C. Wheeler FISH & RICHARDSON P.C. 1425 K Street, N.W., 11th Floor Washington, D.C. 20005 Telephone: (202) 783-5070 Facsimile: (202) 783-2331 Attorneys for Respondents - 5 - LG ELECTRONICS, INC., and LG ELECTRONICS USA, INC. /s/ Jeffrey J. Catalano Jay H. Reiziss Michelle A. Miller BRINKS HOFER GILSON & LIONE 1850 K Street N.W., Suite 675 Washington, D.C. 20006 (202) 296-6940 (phone) William H. Frankel Charles M. McMahon Jeffrey J. Catalano Hersh Mehta BRINKS HOFER GILSON & LIONE NBC Tower, Suite 3600 455 North Cityfront Plaza Drive Chicago, IL 60611-5599 (312) 321-4200 (phone) Attorneys for Respondents, ZTE Corporation and ZTE (USA) Inc. /s/ K.R. Lahnstein Tom M. Schaumberg, Esq. David H. Hollander, Jr., Esq. Katherine R. Lahnstein, Esq. ADDUCI, MASTRIANI & SCHAUMBERG, LLP 1133 Connecticut Avenue, NW Twelfth Floor Washington, DC 20036 Telephone: 202.467.6300 R. Mark Halligan, Esq. NIXON PEABODY 300 S. Riverside Plaza, 16th Floor Chicago, IL 60606 Telephone: 312.425.3900 Facsimile: 312.425.3909 Christopher Mooney, Esq. NIXON PEABODY 2 Palo Alto Square 3000 El Camino Real, Suite 500 Palo Alto, CA 94306-2106 Telephone: 650.320.7700 Facsimile: 650.320.7701 Counsel for Respondents Sierra Wireless, Inc. and Sierra Wireless America, Inc. - 6 - /s/ Aaron Wainscoat __________ Mark Fowler Andrew Valentine Aaron Wainscoat Carrie Williamson Erik Fuehrer DLA Piper LLP (US) 2000 University Avenue East Palo Alto, California 94303 Tel: 650-833-2000 Fax: 650-833-2001 James M. Heintz DLA Piper LLP (US) One Fountain Square 11911 Freedom Drive, Suite 300 Reston, Virginia 20190 Tel: 703-773-4000 Fax: 703-773-5000 Attorneys for Respondents Samsung Electronics Co., Ltd. and Samsung Electronics America, Inc. /s/ M. Andrew Woodmansee David C. Doyle M. Andrew Woodmansee E. Dale Buxton, II Stephen D. Keane Christian G. Andreu-von Euw Joshua G. Simon Morrison & Foerster LLP 12531 High Bluff Drive, Suite 100 San Diego, CA 92130 Tel: (858) 720-5100 Fax: (858) 720-5125 E-mail: [email protected] G. Brian Busey Tihua Huang Morrison & Foerster LLP 2000 Pennsylvania Ave., NW, Suite 6000 Washington, DC 20006 Tel: (202) 887-1500 Fax: (202) 887-0763 Counsel for Respondents Kyocera Corporation and Kyocera Communications, Inc. /s/ Kyle Chen ________ Stephen R. Smith COOLEY LLP 11951 Freedom Drive - 7 - Reston, VA 20190 Tel.: 703.456.8000 Fax: 703.456.8100 Email: [email protected] Kyle Chen COOLEY LLP 3175 Hanover Street Palo Alto, CA 94304 Tel: 650.843.5000 Fax: 650.849.7400 Email: [email protected] Counsel for Respondents HTC Corp. and HTC America, Inc. /s/ Stephen R. Smith Stephen R. Smith Phillip E. Morton Scott A. Cole Laura J. Cunningham Cooley LLP 11951 Freedom Drive Reston, VA 20190 [email protected] Thomas J. Friel, Jr. COOLEY LLP 101 California Street, 5th Floor San Francisco, CA 94111 Tel: 415.693.2000 Fax: 415.693.2222 Email: [email protected] Matthew J. Brigham COOLEY LLP Five Palo Alto Square 3000 El Camino Real Palo Alto, CA 94306 Tel: 650.843.5000 Fax: 650.857.0663 Email: [email protected] Counsel for Nintendo Co., Ltd. and Nintendo of America Inc. - 8 - /s/ Eric C. Rusnak Eric C. Rusnak K&L GATES LLP 1601 K Street, NW Washington, DC 20006-1600 Telephone: (202) 778-9000 Facsimile: (202) 778-9100 Michael J.
Load more

Recommended publications
  • An Embedded Controller for an Active Magnetic Bearing and Drive Electronic System
    An embedded controller for an active magnetic bearing and drive electronic system A dissertation presented to The School of Electrical, Electronic and Computer Engineering North-West University In partial fulfilment of the requirements for the degree Magister Ingeneriae in Electrical and Electronic Engineering by Rikus le Roux Supervisor: Prof. G. van Schoor Assistant-supervisor: Mr. J. Jansen van Rensburg Project manager: Dr. E.O. Ranft November 2009 Potchefstroom Campus i ii Declaration I hereby declare that all the material incorporated in this thesis is my own original unaided work except where specific reference is made by name or in the form of a numbered reference. The word herein has not been submitted for a degree at another university. Signed: Rikus le Roux Date iii iv Project information Personal contact details: Name : Mr. R.R le Roux Organization : North-West University, School for Electrical and Electronic Engineering Address : Private bag X6001, Potchefstroom 2520 Telephone : (018) 299 4298 Fax : (018) 299 1977 E-Mail : [email protected] Supervisor contact details: Name : Prof. G. van Schoor Organization : North-West University, School for Electrical and Electronic Engineering Address : Private bag X6001, Potchefstroom 2520 Telephone : (018) 299 1962 Fax : (018) 299 1977 E-Mail : [email protected] Project manager: Name : Dr. E.O Ranft Organization : North-West University, School for Electrical and Electronic Engineering Address : Private bag X6001, Potchefstroom 2520 Telephone : (018) 299 1975 Fax : (018) 299 1977 E-Mail : [email protected] Assistant-supervisor: Name : Mr. J. Jansen van Rensburg Organization : North-West University, School for Electrical and Electronic Engineering Address : Private bag X6001, Potchefstroom 2520 Telephone : (018) 299 4298 Fax : (018) 299 1977 E-Mail : [email protected] v vi Summary The North-West University is currently conducting research in the area of active magnetic bearings (AMBs).
    [Show full text]
  • D 3 0 ..(D N ::S0 ..A -(I" ..(I)
    -....::s ..m Ci Q. ::a (D 3 0 ..(D n ::s0 ..a -(i" ..(I) - Zilog Infrared Remote Controllers (ZIRC™) Includes Specifications for the following parts: • Z86L06 • Z86L29 • Z86L70/L71/L72/E72 Databook DC 8301-01 Introduction Superi ntegration TM Products Guide El Z86L06 Low Voltage CMOS ZB® CCP™ Consumer Controller Processor II Z86L29 6K Inf rared Remote (IR) Controller II Z86L70/L71/L72/E72 Zilog Infrared Remote II Controller Family (ZIRCT) Application Note and II Support Product Information A Zilog•s Literature Guide II Ordering Information ZIRC™ DATABOOK TABLE OF CONTENTS TITLE PAGE INTRODUCTION ......................................................................................................,,,,,,....,.,, ............. 1-1 ZILOG1S SUPERINTEGRATION™ PRODUCTS GUIDE .............................................................. S-1 Z86L06 Low VOLTAGE CMOS ZS® CCP™ ....................................................................... 1-1 CONSUMER CONTROLLER PROCESSOR Z86L29 6K INFRARED REMOTE .............................................................................................. 2-1 (IR) CONTROLLER Z86L70/L71/L72/E72 ZILOG INFRARED REMOTE ........................................................... 3-1 CONTROLLER FAMILY (ZIRC™) APPLICATION NOTE AND ............................................................................................................. 4-1 SUPPORT PRODUCT INFORMATION ZILOG 1S LITERATURE GUIDE ORDERING INFORMATION ..................................................... L-1 INTRODUCTION Zilog's Focus on the Hand-Held
    [Show full text]
  • Architetture Dei Processori Edizione 1.0 11/09/2006
    Architetture dei processori Edizione 1.0 11/09/2006 Nota: L'attuale versione del libro è reperibile all'indirizzo: http://it.wikibooks.org/wiki/Architetture_dei_processori 1 Indice dei contenuti Architetture dei processori...................................................................................................................1 Introduzione..........................................................................................................................................3 Definizione...........................................................................................................................................4 Storia.....................................................................................................................................................5 Set di istruzioni.....................................................................................................................................6 CISC.................................................................................................................................................6 RISC.................................................................................................................................................6 CRISC..............................................................................................................................................7 Processore monolitico..........................................................................................................................8 Unità di decodifica...........................................................................................................................9
    [Show full text]
  • ZSDOS User's Guide 1.0D
    ZSDOS 1.0 Ein Ersatz des CP/M 2.2 BDOS User's Guide © Copyright 1987, 1988 by Harold F. Bower Cameron W. Cotrill Carson Wilson Published by Plu*Perfect Systems 410 23rd St. Santa Monica, CA 90402 (213)-393-6105 (abends) Ein Dokument ZSDOS, die Dokumentation und die Utility-Programme sind copyright © 1987, 88 by Harold F. Bower, Cameron W. Cotrill und Carson Wilson – Alle Rechte vorbehalten. Harold F. Bower Cameron W. Cotrill Carson Wilson PO Box 313 2935 Manhattan Ave 1359 W. Greenleaf Ft. Meade, MD 20755 La Crescenta, CA 91214 Chicago, IL 60626 Ladera Z-Node Lillipute Z-Node I 213/670-9465 312/649-1730 ZSDOS ist nun Originalcode, entstand jedoch aus P2DOS 2.1 © 1985 by H.A.J. Ten Brugge – Alle Rechte vorbehalten. INITDIR.COM entstand aus einem Programm gleichen Namens und ist copyright © 1985 by H.A.J. Ten Brugge – Alle Recht vorbehalten. Teile des Codes zur Einbindung der P2DOS- Datumsstempel stammen von DATE.ASM ebenfalls von H.A.J. Ten Brugge. ZCNFG.COM ist copyright © 1988 by Al Hawley. Wir danken ihm dafür, daß wir ZCNFG.COM dem ZSDOS-Paket beilegen dürfen. Der ZDS DateStamper, der ZDDOS DateStamper, DateStamper-Treiber in DS2BOTH und P22BOTH sowie eine Vielzahl von Uhrentreibern wurden in Kooperation mit Plu*Perfect Systems entwickelt und verwenden eine lizensierte Technologie von Plu*Perfect. DateSweep, DsConfig, SetTerm und PutDS sind copyright © 1987 by Plu*Perfect Systems - Alle Rechte vorbehalten. Sie sind mit Einverständnis von Plu*Perfect Systems enthalten. Abschnitt 4.10 wurde dem Plu*Perfect DateStamper Manual entnommen und ist copyright © 1987 by Plu*Perfect Systems – Alle Rechte vorbehalten.
    [Show full text]
  • Architetture Dei Processori Edizione 0.9 18/06/2006
    Architetture dei processori Edizione 0.9 18/06/2006 Nota: L'attuala versione del libro è reperibile all'indirizzo: http://it.wikibooks.org/wiki/Architetture_dei_processori 1 Indice dei contenuti Architettura dei processori...................................................................................................................1 Introduzione..........................................................................................................................................3 Definizione...........................................................................................................................................4 Storia.....................................................................................................................................................5 Set di istruzioni.....................................................................................................................................6 CISC.................................................................................................................................................6 RISC.................................................................................................................................................6 CRISC..............................................................................................................................................6 Processore monolitico..........................................................................................................................7 Unità di decodifica...........................................................................................................................8
    [Show full text]
  • II Dual Processor TAM Controller
    - - - Telephone Answering Device Controllers Includes Specifications for the following parts: • Z89C65/C66 • Z89C67/C68 .Databook DC 8300-01 Introduction II Superintegration™ ~ Products Guide liiim Z89C65, Z89C66 (ROMless) II Dual Processor T.A.M. Controller Z89C67, Z89C68 (ROM less) II Dual Processor Tapeless T.A.M. Controller Support Products IJ Zilog•s Literature Guide a Ordering Information TAD DATABOOK TABLE OF CONTENTS TITLE PAGE INTRODUCTION ...................... .,,, ...... ,.,. ...... ,, ...... ,,,,,, .. ,. .... ,,,,,,,,,,,,,,,, ........ ,,,,,,,,,,,,,,,, ......................... 1-1 ZILOG'S SUPERINTEGRATIONTM PRODUCTS GUIDE .............................................................. S-1 Z89C65, Z89C66 (ROMLESS) DUAL PROCESSOR T.A.M. CONTROLLER .............. 1-1 PRELIMINARY PRODUCT SPECIFICATION Z89C67, Z89C68 (ROMLESS) DUAL PROCESSOR TAPELESS ................................... 2-1 T.A.M. CONTROLLER PRELIMINARY PRODUCT SPECIFICATION SUPPORT PRODUCTS ...................................................................................................................3-1 ZILOG'S LITERATURE GUIDE ORDERING INFORMATION ..................................................... l-1 INTRODUCTION Zilog's Focus on Application Specific Products Helps You Maintain Your Technological Edge Zilog's TAD products are suitable for a broad range of speech synthesis and compression applications, including answering and voice mail systems and cordless telephones. Whichever device you choose, you'll find a comprehensive feature set and easy-to-use development
    [Show full text]
  • Producing This Issue
    w No. 37 Sept./Oct. 1987 $3.95 T H E M C R 0 TEe H N CAL J o u R N A L Desktop Publishing On A PC ~~~~ - Build Hi-Res Grapl r For $6.00 0;;' How We F/rx/tl(nl Jois /mle e...d a..IltUII) Til., O~I~.' I~. I~~.. !till r.nlllo!~" '" 'b. C 0:.1'0",,, I,.~"'," IffI."":,.,-...,,,fJl i 1.. '..... "" .. ..... Ih.bC""Pb'''".1c1v,.."n.r (f,ot-oblyTho\,,,.'l<odLo,'!lIl'l' ""''''h_''"''''~I¥7''J''''''R>ilrll>_' ' W. ha-J .... ~'I 01 " oo rln ,II "M.ybe WI c.dJ d,.!<It ur I~' . " Itt' ."do- wt.oI-dp' ..·1 d,,,,,''''/w I .b~Iry*"" ~~n:'~·~: k :': . ~~ b:r~~~~~ ~:! ~=~;!I!'::1I:r.Ic~~I';:. ~:;l:" a~d Oesig: abase 1'"',. ... A.oN''',I'''''".~/'t'''".,.,.to ._ . dllllevl! I. proof Ih. .. ~"r '~"' I!" "lJ · hf "'''''A''~fIt",. • _tA''I.,.·IrtfM·'' So 1),P"if.IUft w" IIIwI • I 1 (Aftd ",·v I .....w w''"'" I .. ho:fno''''''f'''I'IJ''d.''..,fb/;Jf_1 l "t.' ."It h11IAN .... fMlM"NlbANII«"''''' ~~u,~:;j"l1y, Pltt""ftt.tI,p;:;~r:; rl:;~~"':~r.:~tlJ~~lhad ' '" I ~ Hu Part 3 :.io..yb-"_ ..,,II:/Af'K1WII .., .. t:4,..""', ... ,. ,i,N,. ..;",lA.... tI<:'~·::! ':t~t~·:.::nt~!1r .. : I ~:":: a~:\'.~:-;':. .. ~ 1>:~lftT~:~~: : I "'" A;",.,., .., ~,.Jtl,¥,i' N7 In wlh Ih ~ au ....... btl' • 9~~. c.. up. Ih' o».p*"'~ w"1 aood 1 hll ~r Sandy BrI ,er popular "7""".J".t"""ft¥'I"f.fJ, kWl.ilpkl. hml,." .. ,.....,fUw' "",, ;:~.~:.!,.~~.~ ..w~~ I~:~I':~ : ~~~~'i.. ;::d"::'h.1 w?::;"::kl i,, .
    [Show full text]
  • Unit-04/Lecture-01 MEMORY ORGANISATION
    Unit-04/Lecture-01 MEMORY ORGANISATION Memory map In computer science, a memory map is a structure of data (which usually resides in memory itself) that indicates how memory is laid out. Memory maps can have a different meaning in different parts of the operating system. It is the fastest and most flexible cache organization uses an associative memory. The associative memory stores both the address and content of the memory word. In the boot process, a memory map is passed on from the firmware in order to instruct an operating system kernel about memory layout. It contains the information regarding the size of total memory, any reserved regions and may also provide other details specific to the architecture. In virtual memory implementations and memory management units, a memory map refers to page tables, which store the mapping between a certain process's virtual memory layout and how that space relates to physical memory addresses. In native debugger programs, a memory map refers to the mapping between loaded executable/library files and memory regions. These memory maps are used to resolve memory addresses (such as function pointers) to actual symbols. Fig.4.1 we dont take any liability for the notes correctness. http://www.rgpvonline.com A memory map is a massive table, in effect a database, that comprises complete information about how the memory is structured in a computer system. A memory map works something like a gigantic office organizer. In the map, each computer file has a unique memory address reserved especially for it, so that no other data can inadvertently overwrite or corrupt it we dont take any liability for the notes correctness.
    [Show full text]
  • Workshop 92 Prague, January 20 - 24, 1992
    CZECH TECHNICAL UNIVERSITY IN PRAGUE ZIKOVA 4, 166 35 PRAGUE 6, CZECHOSLOVAKIA INIS-mf —13201 WORKSHOP 92 PRAGUE, JANUARY 20 - 24, 1992 PART B Physical and Chemical Properties of Materials - Material Engineering - Physics - Physical Electronics and Optics - Communications - Measurements of Physical Quantities - Power Electronics - Architecture and Planning, Regeneration - Environmental Engineering - Power Engineering - Energy Savings vv CZECH TECHNICAL UNIVERSITY IN PRAGUE ZIKOVA 4, 166 35 PRAGUE 6. CZECHOSLOVAKIA WORKSHOP 92 PRAGUE, JANUARY 20 - 24, 1992 PART B Physical and Chemical Properties of Materials - Material Engineering - Physics - Physical Electronics and Optics - Communications - Measurements of Physical Quantities - Power Electronics - Architecture and Planning, Regeneration - Environmental Engineering - Power Engineering - Energy Savings CONTENTS 1. PHYSICAL AND CHEMICAL PROPERTIES OF MATERIALS 1.1 HARD MAGNETIC MATERIAL MEASUREMENT SYSTEM ... 11 T. Jakl and P. Kašpar 1.2 EQUIPMENT FOR P1XE ANALYSIS WITH EXTERNAL BEAM . I 3 J. Král, J. Voltr, R. Salomonovič and T. Bačíková 1. 3 X-RAYS DIFFRACTION ANALYSIS OF STRESS FIELD 1 - 5 N. Ganev and I. Kraus 1.4 NEUTRON DIFFRACTION STUDY OF PR, _ ^SR^MNO-, PE- 1 7 ROVSKITES M. Dlouhá, Z. Jirák, K. Knížek and S. Vratislav 1. 5 EFFECT OF RADIATION ON THE REACTIVITY OF MIXED 1 << OXIDES M. Pospíšil and M. M arty kán 1.6 USE OF NUCLEAR CHEMISTRY METHOD IN STUDY OF HYD- ! II ROGENATION R. Kudláček 1.7 COMPOSITE ION-EXCHANGERS, THEIR DEVELOPMENT AND 1 -13 USE F. Šebesta, A. Motl and J. John 1. 8 DEVELOPMENT OF HIGH CONDUCTIVE POLYMERIC COM 1 15 POŠITE V. Bouda, J. Lipták, V. Márová and F. Polena 1. 9 CRYSTALLIZATION OF "TUNABLE" SUBSTRATE OF MA- 1 17 TERIALS , J.
    [Show full text]
  • The Misosys Quarterly
    THE MISOSYS QUARTERLY In this issue: • UNDATE reverses DATECONV by L M Garcia-Barro 80x86 assembly language by Phil Oliver Converting LDOS filters to LS-DOS Previewing output from SCRIPSIT Announcing PRO-WAM Release 2 Learn MORSE with CODE/BAS TU , M 21 / Volume I, Issue Iv Spring 1987 $10 THE MISOSYS QUARTERLY Volume I, Issue iv Spring 1987 17 P.O.l):f SOX297 Table of Contents I AOS1 2;. I The Blurb .......................2 Announcing New Products RATFOR-86 Th and RATFOR-M4 Th ............6 PRO-WAN"' Release 2 ...............9 Letters to the Editor ................13 LDOS" Information ..................20 LS-DOS' Information .................32 The LSI Column. ...............44 LSI Patches to LS-DOS Th 6.3 ............45 MS-DOS" Information ..................47 Applications for the User UNDATE by Luis M. Garcia-Barro .........56 STRIP/BAS by James K. Beard, Ph.D . 59 MORSE code from a Model 4 ............60 Data Indexing using BASIC by Paul Wade ......62 Previewing output with SCRIPSIT by Roy Soltoff . 62 The Programmer's Corner Using I/O Redirection with MC by M. Johnston . 64 Writing filters for LS-DOS by Roy Soltoff . 64 8086 Assembly Language by Phil Oliver . 71 MISOSYS Products' Tidbits ..............78 EnhComp - BASIC compiler ............80 MC - C compiler ................83 PRO-WAM - Window and Application Manager . ,. 96 The PATCH Corner ..................96 Our Compuserve Forum ................103 Copyright © 1987 by MISOSYS, Inc., All rights reserved P0 Box 239, Sterling, VA, 22170-0239 703-450-4181 Volume Liv THE MISOSYS QUARTERLY - SPRING 1987 Volume I.iv The Blurb time I have to spend working up articles, and the more time I can spend on programming.
    [Show full text]