Product BrIEF

Intel® Programmable Acceleration Card (PAC) with Stratix® 10 SX FPGA

Introduction This high-performance FPGA acceleration card for data centers offers both inline and lookaside acceleration. Expanding upon the Intel® FPGA Programmable Acceleration Card (PAC) portfolio, it offers inline high-speed interfaces up to 100 Gbps for video transcode and streaming analytics applications. It provides the performance and versatility of FPGA acceleration Intel® Programmable Intel Enpirion® FLASH USB Acceleration Card with and is one of several platforms supported by the Acceleration Power Solutions Intel Stratix® 10 SX FPGA Stack for Intel ® CPUs with FPGAs. This acceleration stack BMC USB Intel MAX® 10 Hub provides a common developer interface for both application FPGA QSFP28 4x 25Gb and accelerator function developers, and includes drivers, ® Networking Interface 4x Intel DDR4 w/ECC ® application programming interfaces (APIs), and an FPGA Stratix 10 SX DDR4 w/ECC interface manager. Together with acceleration libraries and QSFP28 4x 25Gb Networking Interface 4x DDR4 w/ECC 2.8M Logic Elements development tools, the acceleration stack saves developer’s DDR4 w/ECC time and enables code re-use across multiple Intel FPGA platforms. 16x PCIe* Targeted Workloads Power and Thermals • Streaming analytics • Intel Enpirion® digital PowerSoC modules • Video transcoding • 225W Thermal Design Power (TDP) • Financial technology (FinTech) • 55°C Temp Local Ambient (TLA); • Genomics 650 Linear Feet per Minute (LFM) • Artificial intelligence FPGA Interface Manager Key Components and Interfaces • Common developer interface for Intel FPGAs • Dynamically reconfigure the FPGA to suit the application • Intel Stratix® 10 SX FPGA - 1SX280HN2F43E2VG device workload acceleration demands • 32 GB DDR4 memory banks with error correction code (ECC) (4 banks, 2,400 Mbps) Developer Tools and Libraries for • x2 quad small form factor pluggable (QSFP) with interface Acceleration Function Developers speeds up to 100G • Intel Quartus® Prime software and the Intel FPGA SDK for • PCIe Gen3 x16 interface OpenCL™ Application Developers • Open Programmable Acceleration Engine (OPAE) Form Factor • Intel-provided libraries • Ability to co-simulate acceleration function with • Standard PCIe (3/4 length, full height, dual slot) application Board Management Availability • Intel MAX® 10 FPGA Baseboard Management Controller • Production programmable acceleration cards available (BMC) through select original equipment manufacturers (OEMs) - Temperature and voltage readout in 1H19 - Platform Level Data Model (PLDM) • Contact an Intel sales representative for inquiries - Intelligent Platform Management Interface (IPMI 2.0) • Remote update of FPGA flash and BMC For More Information • www.intel.com/stratix10sxpac

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps. Features and benefits of Intel’s technologies depend on system configuration, hardware, software and services. No computer system can be absolutely secure. Learn more at www.intel.com OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos. Intel, the Intel logo, the Intel Inside mark and logo, the Intel. Experience What’s Inside mark and logo, , Arria, Enpirion, Intel, , Intel Xeon, MAX, Nios, Quartus and Stratix are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others. ss-1088-1.0 © Intel Corporation.