DOCSLIB.ORG

D7.6: Best Practice Guides for New and Emerging Architectures

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
D7.6: Best Practice Guides for New and Emerging Architectures E-Infrastructures H2020-EINFRA-2014-2015 EINFRA-4-2014: Pan-European High Performance Computing Infrastructure and Services PRACE-4IP PRACE Fourth Implementation Phase Project Grant Agreement Number: EINFRA-653838 D7.6 Best Practice Guides for New and Emerging Architectures Final Version: 1.0 Author(s): Volker Weinberg, BADW-LRZ Alan Gray, EPCC Ole Widar Saastad, UiO Date: 23.01.2017 D7.6 Best Practice Guides for New and Emerging Architectures Project and Deliverable Information Sheet PRACE Project Project Ref. №: EINFRA-653838 Project Title: PRACE Fourth Implementation Phase Project Project Web Site: http://www.prace-project.eu Deliverable ID: D7.6 Deliverable Nature: Report Dissemination Level: Contractual Date of Delivery: PU * 31 / January / 2017 Actual Date of Delivery: 31 / January / 2016 EC Project Officer: Leonardo Flores Añover * - The dissemination levels are indicated as follows: PU – Public, CO – Confidential, only for members of the consortium (including the Commission Services) CL – Classified, as referred to in Commission Decision 2991/844/EC. Document Control Sheet Document Title: Best Practice Guides for New and Emerging Architectures ID: D7.6 Version: 1.0 Status: Final Available at: http://www.prace-project.eu Software Tool: Microsoft Word 2016 File(s): D7.6 Authorship Written by: Volker Weinberg, BADW-LRZ Alan Gray, EPCC Ole Widar Saastad, UiO Contributors: Momme Allalen, BADW-LRZ Emanouil Atanassov, IICT-BAS Vali Codreanu, SURFsara Jörg Hertzer, USTUTT-HLRS Nevena Ilieva-Litova, NCSA Tomáš Karásek, VSB-TUO Christian Morales, BSC Mikael Rännar, SNIC-UmU Jorge Rodriguez, BSC Michael Schliephake, KTH Martin Stachoň, VSB-TUO Janko Strassburg, BSC Reviewed by: Michaela Barth, SNIC/KTH Florian Berberich, JUELICH Approved by: MB/TB PRACE-4IP – EINFRA-653838 i 23.01.2017 D7.6 Best Practice Guides for New and Emerging Architectures Document Status Sheet Version Date Status Comments 0.1 16/November/2016 Draft First Draft 0.2 10/January/2017 Draft Included updates by coauthors. 1.0 23/January/2017 Final version Update after internal review. PRACE-4IP – EINFRA-653838 ii 23.01.2017 D7.6 Best Practice Guides for New and Emerging Architectures Document Keywords Keywords: PRACE, HPC, Research Infrastructure, Best Practice Guide, Intel® Xeon Phi™, Knights Landing, Haswell, Broadwell, GPGPU Disclaimer This deliverable has been prepared by the responsible Work Package of the Project in accordance with the Consortium Agreement and the Grant Agreement n° EINFRA-653838. It solely reflects the opinion of the parties to such agreements on a collective basis in the context of the Project and to the extent foreseen in such agreements. Please note that even though all participants to the Project are members of PRACE AISBL, this deliverable has not been approved by the Council of PRACE AISBL and therefore does not emanate from it nor should it be considered to reflect PRACE AISBL’s individual opinion. Copyright notices 2017 PRACE Consortium Partners. All rights reserved. This document is a project document of the PRACE project. All contents are reserved by default and may not be disclosed to third parties without the written consent of the PRACE partners, except as mandated by the European Commission contract EINFRA-653838 for reviewing and dissemination purposes. All trademarks and other rights on third party products mentioned in this document are acknowledged as own by the respective holders. PRACE-4IP – EINFRA-653838 iii 23.01.2017 D7.6 Best Practice Guides for New and Emerging Architectures Table of Contents Project and Deliverable Information Sheet ......................................................................................... i Document Control Sheet ........................................................................................................................ i Document Status Sheet ......................................................................................................................... ii Document Keywords ............................................................................................................................ iii Table of Contents ................................................................................................................................. iv List of Figures ....................................................................................................................................... iv References and Applicable Documents .............................................................................................. iv List of Acronyms and Abbreviations ................................................................................................... v List of Project Partner Acronyms ..................................................................................................... viii Executive Summary .............................................................................................................................. 1 1 Introduction ......................................................................................................................................... 2 2 Approach to Best Practice Guides...................................................................................................... 2 2.1 Selection of Systems ............................................................................................................................. 2 2.2 Editors .................................................................................................................................................. 2 2.3 Technology ........................................................................................................................................... 3 2.4 Generic Table of Contents .................................................................................................................. 4 2.5 Content ................................................................................................................................................. 5 3 Best Practice Guides ............................................................................................................................ 5 3.1 Best Practice Guide – Intel® Xeon Phi™ (cf. [2]) ............................................................................. 6 3.2 Best Practice Guide – Knights Landing (cf. [3]) ............................................................................... 7 3.3 Best Practice Guide – Haswell/Broadwell (cf. [4]) ............................................................................ 8 3.4 Best Practice Guide – GPGPU (cf. [5]) .............................................................................................. 9 List of Figures Figure 1: Best Practice Guides on the PRACE RI web site. ................................................................... 3 Figure 2: The Intel® Xeon Phi™ Best Practice Guide. .......................................................................... 6 Figure 3: The Knights Landing Best Practice Guide. .............................................................................. 7 Figure 4: The Haswell/Broadwell Best Practice Guide. .......................................................................... 8 Figure 5: The GPGPU Best Practice Guide. ........................................................................................... 9 References and Applicable Documents [1] http://www.prace-project.eu (identical to http://www.prace-ri.eu) [2] Emanouil Atanassov, Michaela Barth, Mikko Byckling, Vali Codreanu, Nevena Ilieva, Tomáš Karásek, Jorge Rodriguez, Sami Saarinen, Ole Widar Saastad, Michael Schliephake, Martin Stachoň, Janko Strassburg, and Volker Weinberg (ed.), Best Practice Guide – Intel® Xeon Phi™ v2.0, produced by PRACE-4IP, January 2017. Available at the PRACE RI web site [1] as: http://www.prace-ri.eu/IMG/pdf/Best-Practice-Guide-Intel-Xeon-Phi.pdf, http://www.prace-ri.eu/Best-Practice-Guide-Intel-Xeon-Phi-HTML [3] Vali Codreanu, Jorge Rodriguez, and Ole Widar Saastad (ed.), Best Practice Guide – Knights Landing, produced by PRACE-4IP, January 2017. Available at the PRACE RI PRACE-4IP – EINFRA-653838 iv 23.01.2017 D7.6 Best Practice Guides for New and Emerging Architectures web site [1] as: http://www.prace-ri.eu/IMG/pdf/Best-Practice-Guide-Knights-Landing.pdf, http://www.prace-ri.eu/Best-Practice-Guide-Knights-Landing-HTML [4] Vali Codreanu, Joerg Hertzer, Christian Morales, Jorge Rodriguez, Ole Widar Saastad, Martin Stachoň, and Volker Weinberg (ed.), Best Practice Guide – Haswell/Broadwell, produced by PRACE-4IP, January 2017. Available at the PRACE RI web site [1] http://www.prace-ri.eu/IMG/pdf/Best-Practice-Guide-Haswell.pdf, http://www.prace-ri.eu/Best-Practice-Guide-Haswell-HTML [5] Momme Allalen, Alan Gray (ed.), Nevena Ilieva-Litova, Anders Sjöström, Vali Codreanu, and Volker Weinberg, Best Practice Guide – GPGPU, produced by PRACE-4IP, January 2017. Available at the PRACE RI web site [1] as: http://www.prace-ri.eu/IMG/pdf/Best-Practice-Guide-GPGPU.pdf , http://www.prace-ri.eu/Best-Practice-Guide-GPGPU-HTML [6] Michaela Barth, Mikko Byckling, Nevena Ilieva, Sami Saarinen, Michael Schliephake, and Volker Weinberg (ed.), Best Practice Guide – Intel Xeon Phi, produced by PRACE-3IP, December 2013. Peplaced by [2] at the PRACE RI web site [1]. [7] Alan Gray, Anders Sjöström, Nevena Ilieva-Litova, and Maciej Szpindler (ed.), Best Practice Guide – GPGPU, PRACE-2IP D7.3, May 2013. Replaced by [7] at the PRACE RI web site [1]. [8] Jacques David,
Load more

Recommended publications
  • HP-CAST 20 Final Agenda V3.0 (Sessions and Chairs Are Subject to Change Without Notice)
    HP Consortium for Advanced Scientific and Technical Computing World-Wide User Group Meeting ISS Hyperscale and HPC Organization The Westin Hotel Leipzig HP-CAST 20 Final Agenda V3.0 (Sessions and chairs are subject to change without notice) Supported by: Thursday, June 13th – Registration & Get-Together 18:00 – 22:00 Registration 18:00 – 22:00 Welcome Reception for All Attendees – Sky Bar FALCO at the Westin Hotel Friday, June 14th – Conference Section 08:00 – 18:00 Registration Board Introduction and HP Executive Updates HP-Liaison Frank Baetke, HP 08:15 – 09:20 HP-CAST President Rudolf Lohner, KIT/SCC HP Executive Updates on HPC Trends Paul Santeler, HP Scott Misage, HP Invited Partner Keynotes and Updates 09:20 – 09:50 High-Performance Computing Trends in the Georg Scheuerer, ANSYS Europe Manufacturing Industry 09:50 – 10:00 Making HPC Simulation Access Easier Benoît Vautrin, OVH (Oxalya) France 10:00 – 10:30 Break Invited Customer Keynotes 10:30 – 11:00 IT Infrastructure for HPC and Challenges of HPC Wolfgang Burke, BMW Germany Collocation at BMW 11:00 – 11:20 Deployment of HP Clusters in Iceland Guõbrandur R. Sigurõsson, Opin Kerfi Iceland 11:20 – 11:30 Q&A Session Short Processor Technology Updates Roberto Dognini, AMD Karl Freund, Calxeda (ARM) 11:30 – 12:30 John Hengeveld, Intel Timothy Lanfear, NVIDIA Sanjay Bhal, TI (ARM/DSP) 12:30 – 13:30 Lunch Friday, June 14th – Conference Section Attention: ATTENDANCE RESTRICTIONS APPLY Platforms and Products – #1 In Detail Roadmaps & Updates for Ed Turkel, HP 13:30 – 14:00 - Next Generation
    [Show full text]
  • Presentación De Powerpoint
    CENTRO DE SUPERCOMPUTACIÓN DE GALICIA High Scalability Multipole Method. Solving Half Billion of Unknowns J.C. Mouriño¹, A. Gómez¹, J.M. Taboada², L. Landesa², J.M. Bértolo³, F. Obelleiro³, J.L. Rodríguez³ ¹ Supercomputing Center of Galicia (CESGA), Spain ² University of Extremadura, Spain ³ University of Vigo, Spain International Supercomputing Conference Hamburg, June 23th 2009 Outline • Introduction • FMM-FFT algorithm • Parallel implementation • HEMCUVE. Challenge history • Experimental Results • Conclusions 2 Introduction • Numerical solution of the integro-differential electromagnetic equations -> important in industry • High frequency in large objects -> scalability limits – 0.78 m² at 3 GHz -> 15000 unknowns – real car at 79 GHz -> 400 million unknowns • Great effort reducing computational time of MoM • Fast Multipole Method (FMM) -> O(N³/²) good scalability • Multilevel FMM (MLFMA) -> O(N log N) poor scalability • Modern HPC systems have thousands of cores • FMM-FFT reduces complexity preserving scalability 3 Introduction • FMM – The geometry is partitioned into M groups using an oct-tree decomposition algorithm – Parallelization: • k-space samples are independent from one another • The workload can be partitioned in the k-space • MLFMA – The same algorithm can be recursively applied in a hierarchical multilevel oct-tree decomposition – Computational cost reduced to O(N log N) – Parallelization: • k-space samples are not independent due to interpolation/ anterpolation of fields across levels • Usually workload distributed by
    [Show full text]
  • Prace6ip-D7.1
    E-Infrastructures H2020- INFRAEDI-2018-2020 INFRAEDI-01-2018: Pan-European High Performance Computing infrastructure and services (PRACE) PRACE-6IP PRACE Sixth Implementation Phase Project Grant Agreement Number: INFRAEDI-823767 D7.1 Periodic Report on Results from Projects Supported by Applications Enabling and Porting Services Final Version: 1.0 Author(s): Gabriel Hautreux, CINES; Chris Johnson, EPCC; Sebastian Lührs, JUELICH Date: 16.10.2020 D7.1 Periodic Report on Results from Projects Supported by Applications Enabling and Porting Services Project and Deliverable Information Sheet PRACE Project Project Ref. №: INFRAEDI-823767 Project Title: PRACE Sixth Implementation Phase Project Project Web Site: http://www.prace-project.eu Deliverable ID: D7.1 Deliverable Nature: Report Dissemination Level: Contractual Date of Delivery: PU* 30 / October / 2020 Actual Date of Delivery: 30 / October / 2020 EC Project Officer: Leonardo Flores Añover * - The dissemination level are indicated as follows: PU – Public, CO – Confidential, only for members of the consortium (including the Commission Services) CL – Classified, as referred to in Commission Decision 2005/444/EC. Document Control Sheet Title: Periodic Report on Results from Projects Supported by Document Applications Enabling and Porting Services ID: D7.1 Version: <1.0> Status: Final Available at: http://www.prace-project.eu Software Tool: Microsoft Word 2016 File(s): D7.1.docx Written by: Gabriel Hautreux, CINES; Chris Johnson, Authorship EPCC; Sebastian Lührs, JUELICH Contributors: Adam
    [Show full text]
  • A Comparison of Task Parallel Frameworks Based on Implicit Dependencies in Multi-Core Environments
    Proceedings of the 50th Hawaii International Conference on System Sciences | 2017 A Comparison of Task Parallel Frameworks based on Implicit Dependencies in Multi-core Environments Basilio B. Fraguela Universidade da Coruna,˜ A Coruna,˜ Spain Email: [email protected] Abstract—The larger flexibility that task parallelism offers minimum effort from the developers, while they allow to with respect to data parallelism comes at the cost of a higher build extremely complex task graphs and provide maximum complexity due to the variety of tasks and the arbitrary pat- parallelism thanks to the graph scheduling algorithms they terns of dependences that they can exhibit. These dependencies should be expressed not only correctly, but optimally, i.e. avoid- implement, makes them particularly interesting. ing over-constraints, in order to obtain the maximum perfor- Despite the relevance of this approach, we have not found mance from the underlying hardware. There have been many comparative studies of the existing practical alternatives proposals to facilitate this non-trivial task, particularly within of this kind beyond some performance comparisons [36]. the scope of nowadays ubiquitous multi-core architectures. A very interesting family of solutions because of their large For this reason this paper tackles this issue describing scope of application, ease of use and potential performance and comparing some of the high-level approaches available are those in which the user declares the dependences of each nowadays with a particular focus on their semantics and ease task, and lets the parallel programming framework figure out of use, our main aim being to help identify the best tool which are the concrete dependences that appear at runtime for each problem at hand.
    [Show full text]
  • An Experience of Five Years Using Parallel Programming Contests For
    The contest Teaching experiences Changes and Perspectives An experience of five years using parallel programming contests for teaching Domingo Gim´enez Departamento de Inform´atica y Sistemas, University of Murcia, Spain EuroEDUPAR Workshop, Santiago de Compostela, Spain, September 28, 2017 The contest Teaching experiences Changes and Perspectives ... continuation of The Spanish Parallel Programming Contest and its use as an educational resource Francisco Almeida Departamento de Estad´ıstica, Investigaci´on Operativa y Computaci´on, University of La Laguna Javier Cuenca, Ricardo Fern´andez-Pascual Departamento de Ingenier´ıay Tecnolog´ıade Computadores, University of Murcia Domingo Gim´enez Departamento de Inform´atica y Sistemas, University of Murcia Juan Alejandro Palomino Benito Centro de Supercomputaci´on, Fundaci´on Parque Cient´ıfico, Murcia EduPar Workshop, Shanghai, May 21, 2012 The contest Teaching experiences Changes and Perspectives Outline 1 The contest 2 Teaching experiences 3 Changes and Perspectives The contest Teaching experiences Changes and Perspectives Spanish Parallel Programming Contest Since 2011 It has evolved. In 2017: Individual participation, Spanish students no older than 28 In the Jornadas Sarteco (Spanish Society of Computers Architecture), September 20th, M´alaga Using systems of the CESGA (Supercomputing Center of Galicia) Problems to be solved with OpenMP, MPI, CUDA and XeonPhi (OpenMP, offload mode) A sequential solution is provided for each problem, and the score is calculated based on speed-up Automatic, real-time scoring using Mooshak The contest Teaching experiences Changes and Perspectives Spanish Parallel Programming Contest - Structure Mooshak: A tool for organization of contests. From the University of Porto, Portugal. Adapted to work in the cluster and to calculate scoring based on speed-up.
    [Show full text]
  • Design of Scalable PGAS Collectives for NUMA and Manycore Systems
    Design of Scalable PGAS Collectives for NUMA and Manycore Systems Damian´ Alvarez´ Mallon´ Ph.D. in Information Technology Research University of A Coru~na,Spain Ph.D. in Information Technology Research University of A Coru~na,Spain Doctoral Thesis Design of Scalable PGAS Collectives for NUMA and Manycore Systems Dami´an Alvarez´ Mall´on October 2014 PhD Advisor: Guillermo L´opez Taboada Dr. Guillermo L´opez Taboada Profesor Contratado Doctor Dpto. de Electr´onicay Sistemas Universidade da Coru~na CERTIFICA Que la memoria titulada \Design of Scalable PGAS Collectives for NUMA and Manycore Systems" ha sido realizada por D. Dami´an Alvarez´ Mall´onbajo mi di- recci´onen el Departamento de Electr´onicay Sistemas de la Universidade da Coru~na (UDC) y concluye la Tesis Doctoral que presenta para optar al grado de Doctor por la Universidade da Coru~nacon la Menci´onde Doctor Internacional. En A Coru~na,a Martes 10 de Junio de 2014 Fdo.: Guillermo L´opez Taboada Director de la Tesis Doctoral A todos/as os/as que me ensinaron algo Polo bo e polo malo Acknowledgments Quoting Isaac Newton, but without comparing me with him: \If I have seen further it is by standing on the shoulders of giants". Specifically, one of the giants whose shoulder I have found particularly useful is my Ph.D. advisor, Guillermo L´opez Taboada. His support and dedication are major factors behind this work, and it would not exist without them. I cannot forget Ram´onDoallo and Juan Touri~no, that allowed me become part of the Computer Architecture Group.
    [Show full text]
  • The Udocker Tool
    Computer Physics Communications 232 (2018) 84–97 Contents lists available at ScienceDirect Computer Physics Communications journal homepage: www.elsevier.com/locate/cpc Enabling rootless Linux Containers in multi-user environments: The udocker tool Jorge Gomes a,*, Emanuele Bagnaschi b, Isabel Campos c, Mario David a, Luís Alves a, João Martins a, João Pina a, Alvaro López-García c, Pablo Orviz c a Laboratório de Instrumentação e Física Experimental de Partículas (LIP), Lisboa, Portugal b Deutsches Elektronen-Synchrotron (DESY), 22607 Hamburg, Germany c IFCA, Consejo Superior de Investigaciones Científicas-CSIC, Santander, Spain article info a b s t r a c t Article history: Containers are increasingly used as means to distribute and run Linux services and applications. In this Received 25 January 2018 paper we describe the architectural design and implementation of udocker, a tool which enables the user Received in revised form 28 May 2018 to execute Linux containers in user mode. We also present a few practical applications, using a range Accepted 31 May 2018 of scientific codes characterized by different requirements: from single core execution to MPI parallel Available online 6 June 2018 execution and execution on GPGPUs. ' 2018 The Authors. Published by Elsevier B.V. This is an open access article under the CC BY license Keywords: Linux containers (http://creativecommons.org/licenses/by/4.0/). HPC on cloud Virtualization Phenomenology QCD Biophysics 1. Introduction Technologies based on Linux containers have become very popular among software developers and system administrators. The main reason behind this success is the flexibility and efficiency that containers offer when it comes to packing, deploying and running software.
    [Show full text]
  • Design of Scalable PGAS Collectives for NUMA and Manycore Systems
    Design of Scalable PGAS Collectives for NUMA and Manycore Systems Damian´ Alvarez´ Mallon´ Ph.D. in Information Technology Research University of A Coru~na,Spain Ph.D. in Information Technology Research University of A Coru~na,Spain Doctoral Thesis Design of Scalable PGAS Collectives for NUMA and Manycore Systems Dami´an Alvarez´ Mall´on October 2014 PhD Advisor: Guillermo L´opez Taboada Dr. Guillermo L´opez Taboada Profesor Contratado Doctor Dpto. de Electr´onicay Sistemas Universidade da Coru~na CERTIFICA Que la memoria titulada \Design of Scalable PGAS Collectives for NUMA and Manycore Systems" ha sido realizada por D. Dami´an Alvarez´ Mall´onbajo mi di- recci´onen el Departamento de Electr´onicay Sistemas de la Universidade da Coru~na (UDC) y concluye la Tesis Doctoral que presenta para optar al grado de Doctor por la Universidade da Coru~nacon la Menci´onde Doctor Internacional. En A Coru~na,a Martes 10 de Junio de 2014 Fdo.: Guillermo L´opez Taboada Director de la Tesis Doctoral A todos/as os/as que me ensinaron algo Polo bo e polo malo Acknowledgments Quoting Isaac Newton, but without comparing me with him: \If I have seen further it is by standing on the shoulders of giants". Specifically, one of the giants whose shoulder I have found particularly useful is my Ph.D. advisor, Guillermo L´opez Taboada. His support and dedication are major factors behind this work, and it would not exist without them. I cannot forget Ram´onDoallo and Juan Touri~no, that allowed me become part of the Computer Architecture Group.
    [Show full text]
  • A Parallel Skeleton for Divide-And-Conquer Unbalanced and Deep Problems
    This is a post-peer-review, pre-copyedit version of an article published in the International Journal of Parallel Programming. The final authenticated version is available online at http://dx.doi.org/10.1007/s10766-021-00709-y A Parallel Skeleton for Divide-and-conquer Unbalanced and Deep Problems Mill´anA. Mart´ınez · Basilio B. Fraguela · Jos´eC. Cabaleiro Pubished online: 14 May 2021 Abstract The Divide-and-conquer (D&C) pattern appears in a large number of problems and is highly suitable to exploit parallelism. This has led to much research on its easy and efficient application both in shared and distributed memory parallel systems. One of the most successful approaches explored in this area consists of expressing this pattern by means of parallel skeletons which automate and hide the complexity of the parallelization from the user while trying to provide good performance. In this paper, we tackle the de- velopment of a skeleton oriented to the efficient parallel resolution of D&C problems with a high degree of imbalance among the subproblems generated and/or a deep level of recurrence. The skeleton achieves in our experiments average speedups between 11% and 18% higher than those of other solutions, reaching a maximum speedup of 78% in some tests. Nevertheless, the new proposal requires an average of between 13% and 29% less programming effort than the usual alternatives. Keywords Algorithmic skeletons · Divide-and-conquer · Template metapro- gramming · Load balancing 1 Introduction Divide-and-conquer [1], hence denoted D&C, is widely used to solve problems whose solution can be obtained by dividing them into subproblems, separately Mill´anA.
    [Show full text]
  • TP - Using CESGA’S Facilities ING3 – IMSI – Use of Supercomputing Resources Academic Year 2017–2018
    TP - Using CESGA’s facilities ING3 – IMSI – Use of Supercomputing Resources Academic year 2017–2018 Connecting to Finis Terrae II As explained in the course slides, you can connect to Finis Terrae II at CESGA using a ssh client in the command line (only from the EISTI) or using Gate ONE on a browser from eve- rywhere (https://portalusuarios.cesga.es/tools/web_ssh) . Use the credentials given by your instructor to connect to: [email protected] You can transfer files between your laptop and the supercomputer login nodes using the scp com- mand. That goes without saying, if you have any questions about its usage, check man scp. To edit a file in a login node, you have several editors available, such as nano, emacs and vim. If you want to keep several terminals open over the same SSH connection, use the screen com- mand 1. Note that you are granted access to a CESGA account that will be reused in the future, so make sure to make backups of your codes as often as possible, since the accounts will be emptied at the end of the semester. 1 Running programs in Interactive Mode on FTII In order to get used to the environment at CESGA, let us start by compiling and running some programs in interactive mode. 1. http://aperiodic.net/screen/quick_reference EISTI – Juan Angel Lorenzo – [email protected] 1/4 TP - Using CESGA’s facilities 1 Download the Sysbench benchmark from https://github.com/akopytov/sysbench Send it to your account on the FTII. ² Log on FTII and go to a compute node.
    [Show full text]
  • Performance Evaluation of Interconnection Networks Using Simulation: Tools and Case Studies
    Department of Computer Architecture and Technology Performance Evaluation of Interconnection Networks using Simulation: Tools and Case Studies PhD Dissertation Javier Navaridas Palma Advisor : Prof. José Miguel-Alonso September, 2009 To the memory of my beloved Mother To my girlfriend for her patience and support To family and friends Acknowledgements There are so many people that helped and supported the author that an acknowledgements list citing them one by one would be almost infinite. Consequently, I will try to make this list as brief as possible: To all the members of my research group, particularly to my advisor Prof. José Miguel-Alonso for his guidance. To all the colleagues from several different institutions that helped developing collaborative works: The University of Cantabria, The University of Burgos, The Technical University of Catalonia, The University of Adelaide, The University of Manchester and Zurich IBM Research Lab. Author is especially grateful to the people from the University of Manchester and to the people from Zurich IBM Research Lab for giving me the invaluable experience of working in international environments, as well as for the received human support. Most of the research work carried out for this dissertation was supported by the Spanish Ministry of Education and Science, grants TIN2004-07440-C02-02 and TIN2007-68023-C02-02, and by the Basque Government grant IT- 242-07. The author was supported by a doctoral grant of the University of the Basque Country UPV/EHU. - 5 - - 6 - Abstract This dissertation focuses on the performance evaluation of interconnection networks. It briefly introduces supercomputing and shows three different classifications of computing systems, which are used to locate the performed researching work.
    [Show full text]
  • Device Level Communication Libraries for High-Performance Computing in Java
    CONCURRENCY AND COMPUTATION: PRACTICE AND EXPERIENCE Concurrency Computat.: Pract. Exper. (2011) Published online in Wiley Online Library (wileyonlinelibrary.com). DOI: 10.1002/cpe.1777 Device level communication libraries for high-performance computing in Java Guillermo L. Taboada 1,*,†, Juan Touriño 1, Ramón Doallo 1, Aamir Shafi 2, Mark Baker 3 and Bryan Carpenter 4 1 Computer Architecture Group, University of A Coruña, A Coruña, Spain 2 MIT Computer Science and Artificial Intelligence Laboratory, Cambridge, MA, USA 3 School of Systems Engineering, University of Reading, Reading, UK 4 School of Computing, University of Portsmouth, Portsmouth, UK SUMMARY Since its release, the Java programming language has attracted considerable attention from the high- performance computing (HPC) community because of its portability, high programming productivity, and built-in multithreading and networking support. As a consequence, several initiatives have been taken to develop a high-performance Java message-passing library to program distributed memory architectures, such as clusters. The performance of Java message-passing applications relies heavily on the communications per- formance. Thus, the design and implementation of low-level communication devices that support message- passing libraries is an important research issue in Java for HPC. MPJ Express is our Java message-passing implementation for developing high-performance parallel Java applications. Its public release currently con- tains three communication devices: the first one is built using the Java New Input/Output (NIO) package for the TCP/IP; the second one is specifically designed for the Myrinet Express library on Myrinet; and the third one supports thread-based shared memory communications. Although these devices have been successfully deployed in many production environments, previous performance evaluations of MPJ Express suggest that the buffering layer, tightly coupled with these devices, incurs a certain degree of copying overhead, which represents one of the main performance penalties.
    [Show full text]