Triadic Automata and Machines As Information Transformers
Total Page:16
File Type:pdf, Size:1020Kb

Load more
Recommended publications
-
NP-Complete Problems and Physical Reality
NP-complete Problems and Physical Reality Scott Aaronson∗ Abstract Can NP-complete problems be solved efficiently in the physical universe? I survey proposals including soap bubbles, protein folding, quantum computing, quantum advice, quantum adia- batic algorithms, quantum-mechanical nonlinearities, hidden variables, relativistic time dilation, analog computing, Malament-Hogarth spacetimes, quantum gravity, closed timelike curves, and “anthropic computing.” The section on soap bubbles even includes some “experimental” re- sults. While I do not believe that any of the proposals will let us solve NP-complete problems efficiently, I argue that by studying them, we can learn something not only about computation but also about physics. 1 Introduction “Let a computer smear—with the right kind of quantum randomness—and you create, in effect, a ‘parallel’ machine with an astronomical number of processors . All you have to do is be sure that when you collapse the system, you choose the version that happened to find the needle in the mathematical haystack.” —From Quarantine [31], a 1992 science-fiction novel by Greg Egan If I had to debate the science writer John Horgan’s claim that basic science is coming to an end [48], my argument would lean heavily on one fact: it has been only a decade since we learned that quantum computers could factor integers in polynomial time. In my (unbiased) opinion, the showdown that quantum computing has forced—between our deepest intuitions about computers on the one hand, and our best-confirmed theory of the physical world on the other—constitutes one of the most exciting scientific dramas of our time. -
THE INVARIANCE THESIS 1. Introduction in 1936, Turing [47
THE INVARIANCE THESIS NACHUM DERSHOWITZ AND EVGENIA FALKOVICH-DERZHAVETZ School of Computer Science, Tel Aviv University, Ramat Aviv, Israel e-mail address:[email protected] School of Computer Science, Tel Aviv University, Ramat Aviv, Israel e-mail address:[email protected] Abstract. We demonstrate that the programs of any classical (sequential, non-interactive) computation model or programming language that satisfies natural postulates of effective- ness (which specialize Gurevich’s Sequential Postulates)—regardless of the data structures it employs—can be simulated by a random access machine (RAM) with only constant factor overhead. In essence, the postulates of algorithmicity and effectiveness assert the following: states can be represented as logical structures; transitions depend on a fixed finite set of terms (those referred to in the algorithm); all atomic operations can be pro- grammed from constructors; and transitions commute with isomorphisms. Complexity for any domain is measured in terms of constructor operations. It follows that any algorithmic lower bounds found for the RAM model also hold (up to a constant factor determined by the algorithm in question) for any and all effective classical models of computation, what- ever their control structures and data structures. This substantiates the Invariance Thesis of van Emde Boas, namely that every effective classical algorithm can be polynomially simulated by a RAM. Specifically, we show that the overhead is only a linear factor in either time or space (and a constant factor in the other dimension). The enormous number of animals in the world depends of their varied structure & complexity: — hence as the forms became complicated, they opened fresh means of adding to their complexity. -
Technical Report No. 2005-492 the MYTH of UNIVERSAL COMPUTATION∗
Technical Report No. 2005-492 THE MYTH OF UNIVERSAL COMPUTATION∗ Selim G. Akl School of Computing Queen’s University Kingston, Ontario, Canada K7L 3N6 January 31, 2005 Abstract It is shown that the concept of a Universal Computer cannot be realized. Specif- ically, instances of a computable function are exhibited that cannot be computed on any machine that is capable of only aF finite and fixed number of operations per step. This remainsU true even if the machine is endowed with an infinite memory and the ability to communicate with the outsideU world while it is attempting to compute . It also remains true if, in addition, is given an indefinite amount of time to computeF . This result applies not onlyU to idealized models of computation, such as the TuringF Machine and the like, but also to all known general-purpose computers, including existing conventional computers (both sequential and parallel), as well as contemplated unconventional ones such as biological and quantum computers. Even accelerating machines (that is, machines that increase their speed at every step) are not universal. Keywords: Universal computer, Turing machine, simulation, parallel computation, superlinear speedup, real-time computation, uncertainty, geometric transformation. 1 Introduction Universal computation, which rests on the principle of simulation, is one of the foundational concepts in computer science. Thus, it is one of the main tenets of the field that any computation that can be carried out by one general-purpose computer can also be carried out on any other general-purpose computer. At times, the imitated computation, running on the second computer, may be faster or slower depending on the computers involved. -
Optimal Multithreaded Batch-Parallel 2-3 Trees Arxiv:1905.05254V2
Optimal Multithreaded Batch-Parallel 2-3 Trees Wei Quan Lim National University of Singapore Keywords Parallel data structures, pointer machine, multithreading, dictionaries, 2-3 trees. Abstract This paper presents a batch-parallel 2-3 tree T in an asynchronous dynamic multithreading model that supports searches, insertions and deletions in sorted batches and has essentially optimal parallelism, even under the restrictive QRMW (queued read-modify-write) memory contention model where concurrent accesses to the same memory location are queued and serviced one by one. Specifically, if T has n items, then performing an item-sorted batch (given as a leaf-based balanced binary tree) of b operations · n ¹ º ! 1 on T takes O b log b +1 +b work and O logb+logn span (in the worst case as b;n ). This is information-theoretically work-optimal for b ≤ n, and also span-optimal for pointer-based structures. Moreover, it is easy to support optimal intersection, n union and difference of instances of T with sizes m ≤ n, namely within O¹m·log¹ m +1ºº work and O¹log m + log nº span. Furthermore, T supports other batch operations that make it a very useful building block for parallel data structures. To the author’s knowledge, T is the first parallel sorted-set data structure that can be used in an asynchronous multi-processor machine under a memory model with queued contention and yet have asymptotically optimal work and span. In fact, T is designed to have bounded contention and satisfy the claimed work and span bounds regardless of the execution schedule. -
On Data Structures and Memory Models
2006:24 DOCTORAL T H E SI S On Data Structures and Memory Models Johan Karlsson Luleå University of Technology Department of Computer Science and Electrical Engineering 2006:24|: 402-544|: - -- 06 ⁄24 -- On Data Structures and Memory Models by Johan Karlsson Department of Computer Science and Electrical Engineering Lule˚a University of Technology SE-971 87 Lule˚a, Sweden May 2006 Supervisor Andrej Brodnik, Ph.D., Lule˚a University of Technology, Sweden Abstract In this thesis we study the limitations of data structures and how they can be overcome through careful consideration of the used memory models. The word RAM model represents the memory as a finite set of registers consisting of a constant number of unique bits. From a hardware point of view it is not necessary to arrange the memory as in the word RAM memory model. However, it is the arrangement used in computer hardware today. Registers may in fact share bits, or overlap their bytes, as in the RAM with Byte Overlap (RAMBO) model. This actually means that a physical bit can appear in several registers or even in several positions within one regis- ter. The RAMBO model of computation gives us a huge variety of memory topologies/models depending on the appearance sets of the bits. We show that it is feasible to implement, in hardware, other memory models than the word RAM memory model. We do this by implementing a RAMBO variant on a memory board for the PC100 memory bus. When alternative memory models are allowed, it is possible to solve a number of problems more efficiently than under the word RAM memory model. -
Algorithms: a Quest for Absolute Definitions∗
Algorithms: A Quest for Absolute De¯nitions¤ Andreas Blassy Yuri Gurevichz Abstract What is an algorithm? The interest in this foundational problem is not only theoretical; applications include speci¯cation, validation and veri¯ca- tion of software and hardware systems. We describe the quest to understand and de¯ne the notion of algorithm. We start with the Church-Turing thesis and contrast Church's and Turing's approaches, and we ¯nish with some recent investigations. Contents 1 Introduction 2 2 The Church-Turing thesis 3 2.1 Church + Turing . 3 2.2 Turing ¡ Church . 4 2.3 Remarks on Turing's analysis . 6 3 Kolmogorov machines and pointer machines 9 4 Related issues 13 4.1 Physics and computations . 13 4.2 Polynomial time Turing's thesis . 14 4.3 Recursion . 15 ¤Bulletin of European Association for Theoretical Computer Science 81, 2003. yPartially supported by NSF grant DMS{0070723 and by a grant from Microsoft Research. Address: Mathematics Department, University of Michigan, Ann Arbor, MI 48109{1109. zMicrosoft Research, One Microsoft Way, Redmond, WA 98052. 1 5 Formalization of sequential algorithms 15 5.1 Sequential Time Postulate . 16 5.2 Small-step algorithms . 17 5.3 Abstract State Postulate . 17 5.4 Bounded Exploration Postulate and the de¯nition of sequential al- gorithms . 19 5.5 Sequential ASMs and the characterization theorem . 20 6 Formalization of parallel algorithms 21 6.1 What parallel algorithms? . 22 6.2 A few words on the axioms for wide-step algorithms . 22 6.3 Wide-step abstract state machines . 23 6.4 The wide-step characterization theorem . -
A Microcoded Machine Simulator and Microcode Assembler in a FORTH Environment A
A Microcoded Machine Simulator and Microcode Assembler in a FORTH Environment A. Cotterman, R. Dixon, R. Grewe, G. Simpson Department ofComputer Science Wright State University Abstract A FORTH program which provides a design tool for systems which contain a microcoded component was implemented and used in a computer architecture laboratory. The declaration of standard components such as registers, ALUs, busses, memories, and the connections is required. A sequencer and timing signals are implicit in the implementation. The microcode is written in a FORTH-like language which can be executed directly as a simulation or interpreted to produce a fixed horizontal microcode bit pattern for generating ROMs. The direct execution of the microcode commands (rather than producing bit patterns and interpreting those instructions) gives a simpler, faster implementation. Further, the designer may concentrate on developing the design at a block level without considering some ofthe implementation details (such as microcode fields) which might change several times during the design cycle. However, the design is close enough to the hardware to be readily translated. Finally, the fact that the same code used for the simulation may be used for assembly ofthe microcode instructions (after the field patterns have been specified) saves time and reduces errors. 1. Introduction At the Wright State University computer architecture laboratory a microcoded machine simulator and microcode generator have been developed using FORTH. These tools have been used as "hands-on" instructional aids in graduate courses in computer architecture, and are also being used to aid the in-house development of new architectures in ongoing research efforts. The simulator provides basic block-level functional control and data-flow simulation for a machine architecture based on a microcoded implementation. -
Computation with Advice
Computation with Advice Vasco Brattka Arno Pauly∗ Laboratory of Foundational Aspects of Computer Science Computer Laboratory Department of Mathematics & Applied Mathematics University of Cambridge, United Kingdom University of Cape Town, South Africa [email protected] [email protected] Computation with advice is suggested as generalization of both computation with discrete advice and Type-2 Nondeterminism. Several embodiments of the generic concept are discussed, and the close connection to Weihrauch reducibility is pointed out. As a novel concept, computability with random advice is studied; which corresponds to correct solutions being guessable with positive probability. In the framework of computation with advice, it is possible to define computational complexity for certain concepts of hypercomputation. Finally, some examples are given which illuminate the interplay of uniform and non-uniform techniques in order to investigate both computability with advice and the Weihrauch lattice. 1 Introduction An approach to classify the incomputability of some problem is what kind of help we need to overcome it and compute the problem. The general idea is that for some (generally incomputable) function f , we find a computable function g, such that f (x)= g(x,w) holds for suitable w. One can conceive many potential requirements for the suitability of w. Concepts discussed so far in the literature are computability with discrete advice, where basically the set of potential advice values w is restricted ([23]), non-determinism, which amounts to wrong advice being effectively recognizable ([21], [3]), and the uniqueness of suitable advice. Others will be newly introduced in the following. For computability with discrete advice, preservation under Weihrauch reducibility was shown di- rectly ([15]), for the other concepts it was concluded from various arguments, however, as we will see, there is a uniform proof in the generic case. -
Hardware Information Flow Tracking
Hardware Information Flow Tracking WEI HU, Northwestern Polytechnical University, China ARMAITI ARDESHIRICHAM, University of California, San Diego, USA RYAN KASTNER, University of California, San Diego, USA Information flow tracking (IFT) is a fundamental computer security technique used to understand how information moves througha computing system. Hardware IFT techniques specifically target security vulnerabilities related to the design, verification, testing, man- ufacturing, and deployment of hardware circuits. Hardware IFT can detect unintentional design flaws, malicious circuit modifications, timing side channels, access control violations, and other insecure hardware behaviors. This article surveys the area of hardware IFT. We start with a discussion on the basics of IFT, whose foundations were introduced by Denning in the 1970s. Building upon this, we develop a taxonomy for hardware IFT. We use this to classify and differentiate hardware IFT tools and techniques. Finally, we discuss the challenges yet to be resolved. The survey shows that hardware IFT provides a powerful technique for identifying hardware security vulnerabilities as well as verifying and enforcing hardware security properties. CCS Concepts: • Security and privacy Logic and verification; Information flow control; Formal security models. ! Additional Key Words and Phrases: Hardware security, information flow security, information flow tracking, security verification, formal method, survey ACM Reference Format: Wei Hu, Armaiti Ardeshiricham, and Ryan Kastner. 2020. Hardware Information Flow Tracking. ACM Comput. Surv. 0, 0, Article 00 (April 2020), 38 pages. https://doi.org/10.0000/0000000.0000000 1 INTRODUCTION A core tenet of computer security is to maintain the confidentiality and integrity of the information being computed upon. Confidentiality ensures that information is only disclosed to authorized entities. -
Complexity of Algorithms
Complexity of Algorithms Lecture Notes, Spring 1999 Peter G´acs Boston University and L´aszl´oLov´asz Yale University 1 Contents 0 Introduction and Preliminaries 1 0.1 Thesubjectofcomplexitytheory . ... 1 0.2 Somenotationanddefinitions . .. 2 1 Models of Computation 3 1.1 Introduction................................... 3 1.2 Finiteautomata ................................ 5 1.3 TheTuringmachine .............................. 7 1.3.1 ThenotionofaTuringmachine. 7 1.3.2 UniversalTuringmachines. 9 1.3.3 Moretapesversusonetape . 11 1.4 TheRandomAccessMachine . 17 1.5 BooleanfunctionsandBooleancircuits. ...... 22 2 Algorithmic decidability 30 2.1 Introduction................................... 30 2.2 Recursive and recursively enumerable languages . ......... 31 2.3 Otherundecidableproblems. .. 35 2.3.1 Thetilingproblem .. .. .. .. .. .. .. .. .. .. .. 35 2.3.2 Famous undecidable problems in mathematics . .... 38 2.4 Computabilityinlogic . 40 2.4.1 Godel’sincompletenesstheorem. .. 40 2.4.2 First-orderlogic ............................ 42 2.4.3 A simple theory of arithmetic; Church’s Theorem . ..... 45 3 Computation with resource bounds 48 3.1 Introduction................................... 48 3.2 Timeandspace................................. 48 3.3 Polynomial time I: Algorithms in arithmetic . ....... 50 3.3.1 Arithmeticoperations . 50 3.3.2 Gaussianelimination. 52 3.4 PolynomialtimeII:Graphalgorithms . .... 55 3.4.1 Howisagraphgiven? . .. .. .. .. .. .. .. .. .. .. 55 3.4.2 Searchingagraph ........................... 55 3.4.3 Maximum bipartite -
Energy-Efficient Algorithms
Energy-Efficient Algorithms Erik D. Demaine∗ Jayson Lynch∗ Geronimo J. Mirano∗ Nirvan Tyagi∗ May 30, 2016 Abstract We initiate the systematic study of the energy complexity of algorithms (in addition to time and space complexity) based on Landauer's Principle in physics, which gives a lower bound on the amount of energy a system must dissipate if it destroys information. We propose energy- aware variations of three standard models of computation: circuit RAM, word RAM, and trans- dichotomous RAM. On top of these models, we build familiar high-level primitives such as control logic, memory allocation, and garbage collection with zero energy complexity and only constant-factor overheads in space and time complexity, enabling simple expression of energy- efficient algorithms. We analyze several classic algorithms in our models and develop low-energy variations: comparison sort, insertion sort, counting sort, breadth-first search, Bellman-Ford, Floyd-Warshall, matrix all-pairs shortest paths, AVL trees, binary heaps, and dynamic arrays. We explore the time/space/energy trade-off and develop several general techniques for analyzing algorithms and reducing their energy complexity. These results lay a theoretical foundation for a new field of semi-reversible computing and provide a new framework for the investigation of algorithms. Keywords: Reversible Computing, Landauer's Principle, Algorithms, Models of Computation ∗MIT Computer Science and Artificial Intelligence Laboratory, 32 Vassar Street, Cambridge, MA 02139, USA, fedemaine,jaysonl,geronm,[email protected]. Supported in part by the MIT Energy Initiative and by MADALGO | Center for Massive Data Algorithmics | a Center of the Danish National Research Foundation. arXiv:1605.08448v1 [cs.DS] 26 May 2016 Contents 1 Introduction 1 2 Energy Models 4 2.1 Energy Circuit Model . -
Hypercomputation
1 HYPERCOMPUTATION Gert-Jan C. Lokhorst Faculty of Philosophy Erasmus Universiteit Rotterdam The Netherlands University of Helsinki, 16 May 2001 CONTENTS 2 Contents 1 Terminology 4 2 Recent Work on Hypercomputation 5 3 The Turing Machine (1936) 6 4 Hypercomputers 8 4.1 O-Machines . 8 4.2 Accelerated Turing Machines . 15 4.3 Analog Automata . 17 4.4 Other Ideas . 20 CONTENTS 3 5 Against Hypercomputationalism 21 5.1 Objection 1. The Bekenstein Bound . 21 5.2 Objection 2. Empirical Meaningfulness . 25 6 Conclusion 27 7 For Further Reading 30 1 TERMINOLOGY 4 1 Terminology Hypercomputer A computer that can compute anything that a Turing machine can compute, and more. Hypercomputation The field that studies hypercomputers. Hypercomputationalism The thesis that hypercomputers are of more than just logical and mathematical interest. See http://www.hypercomputation.net for a list of currently active hypercomputationalists. 2 RECENT WORK ON HYPERCOMPUTATION 5 2 Recent Work on Hypercomputation • Copeland, B.J. (2000) Narrow Versus Wide Mechanism. Journal of Philosophy 97, pp. 1{32. • Copeland, B.J. & D. Proudfoot (1999) Alan Turing's Forgotten Ideas in Computer Science. Scientific American 280 (April 1999), pp. 99{103. • Copeland, B.J. & R. Sylvan (1999) Beyond the Universal Turing Machine. Australasian Journal of Philosophy 77, pp. 46{66. • Hava T. Siegelmann (1998) Neural Networks and Analog Computation: Beyond the Turing Limit. • Copeland, B.J. (1997) The Broad Conception of Computation. American Behavioral Scientist 40, pp. 690{716. 3 THE TURING