DOCSLIB.ORG

Compute Communication Interfaces and Active Optical Cables

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Compute Communication Interfaces and Active Optical Cables Compute Communication Interfaces and Active Optical Cables MIT Microphotonics Center Petre Popescu - Fellow Design Engineer AMD Technology Group April 5, 2011 Agenda 1. Compute Communication Interfaces – overview, requirements, and trends 2. Compute Communication Interfaces - optical interconnect 3. Chip-to-chip Optical Interconnect – AOC challenges 4. Compute Communication Interfaces and optical interconnect - summary Note: Any opinions or recommendations expressed in this presentation are those of the author and do not necessarily reflect the views of AMD. 2 | Compute Communication Interfaces and AOC – Petre Popescu | MIT Microphotonics Center April 5, 2011 | Compute Communication Interfaces Overview, Requirements, and Trends 3 | Compute Communication Interfaces and AOC – Petre Popescu | MIT Microphotonics Center April 5, 2011 | Evolution of Compute Communication Interfaces (Wire-line) . The evolution of compute communication interfaces is shown in the figure. A higher- speed generation emerges every ~3.5 years. Ethernet interfaces (GbE, 10GbE and 100GbE) are governed by various IEEE 802.3 standards. SATA (Gen2 and Gen3) is a working document of T10, a technical committee of International Committee for Information Technology Standards (INCITS). All other interfaces shown in the figure H. Wang and J. Lee, JSSCC April 2010 (USB, PCI-E) and others discussed in this section are governed by their respective special interest groups (SIG). 4 | Compute Communication Interfaces and AOC – Petre Popescu | MIT Microphotonics Center April 5, 2011 | SATA/SAS • Serial advanced technology attachment (serial ATA or SATA) is an interface connecting host bus adapters to mass storage devices (SSD, hard disk drives (HDD), and optical drives (DVD-RW)). Industry compatibility specifications can be found at serialata.org. • SATA host adapters and devices communicate via a high- speed serial cable over two pairs of conductors. • SATA Revision 3.0 6 Gb/s standard was released in 2009. • Serial Attached SCSI (SAS) is a computer bus used to move data to and from computer and storage devices. SAS depends on a point-to-point serial protocol that replaces the parallel SCSI bus technology. SAS offers backwards- compatibility with SATA Revision 3.0 drives. • SAS bandwidth will increase: 12 Gb/s and 24 Gb/s revisions are expected in 2013 and 2017 respectively. • External SATA (eSATA) provides a variant of SATA meant for external connectivity. It has revised electrical requirements, cables and connectors: • Power over eSATA (eSATAp) or eSATA/USB combo. • eSATAp port can supply 12V to power a HDD or DVD-RW (desktop) or 5V to power up a HDD/SSD (notebook). 5 | Compute Communication Interfaces and AOC – Petre Popescu | MIT Microphotonics Center April 5, 2011 | USB . Universal serial bus (USB) is a specification to establish communication between devices and a host controller (usually a personal computer). USB connectors also supply electric power, so many devices connected by USB do not need a power source of their own. The USB 1.1 specification was released in September 1998 and is currently in use. It allowed for a 12 Mb/s data rate for higher-speed devices such as disk drives, and a lower 1.5 Mb/s rate for low- bandwidth devices such as joysticks. The USB 2.0 specification was released in April 2000 and is currently in use. It allowed for 480 Mb/s, a forty-fold increase over 12 Mb/s for the original USB 1.1. The USB 3.0 Specification was published in 2008. Its main goals were increased data transfer rate (up to 5 Gb/s, SuperSpeed), decreased power consumption, increased power output, and backwards compatibility with USB 2.0. The first USB 3.0-equipped devices were presented in January 2010. The next generation USB 4.0 (?) most likely will be 10 Gb/s (?). 6 | Compute Communication Interfaces and AOC – Petre Popescu | MIT Microphotonics Center April 5, 2011 | DisplayPort • Video Electronics Standards Association (VESA - website VESA.org) • Embedded DisplayPort (eDP), a companion standard to the regular DisplayPort interface, is intended for use in netbook, notebook, and tablet mobile PCs, as well as all-in-one desktop systems. • eDP v1.3 also provides information on how to use the new 5.4 Gb/s (per lane) DisplayPort main link data rate High Bit Rate 2 or HBR2. • eDP v1.3 includes a feature for panel self-refresh (PSR) intended to reduce system power usage, and therefore improve battery life in portable systems. PSR features are expected to be available by 2012. • As a display interface, DisplayPort uses a unique data structure (four data lanes, no clock) that allows for ongoing expansion of capabilities. As new system capabilities and applications are developed, features and capabilities can be added to DisplayPort without affecting older DisplayPort PC systems or monitors. • I don’t expect lane data rate increase from 5.4 Gb/s in the foreseeable future. 7 | Compute Communication Interfaces and AOC – Petre Popescu | MIT Microphotonics Center April 5, 2011 | HDMI . High-definition multimedia interface (HDMI) is a compact audio/video interface for transmitting uncompressed digital data. HDMI specification is developed by HDMI Consortium. HDMI Licensing LLC is responsible for licensing the HDMI specification. HDMI connects digital audio/video sources (such as set-top boxes, HD-DVD (Blu-ray) players, camcorders, personal computers (PCs), video game consoles such as the PlayStation 3, Xbox 360) to compatible digital audio devices, computer monitors, video projectors, and digital televisions. The most-used version, HDMI 1.3a (3 lanes up to 2.97 Gb/s per lane plus clock) supports refresh rates up to 120 Hz and has the ability to automatically and accurately adjust the audio to maintain lip-sync with the video image. HDMI 1.4 (4K resolutions, up to 3840X2160) supports color spaces designed specifically for digital still cameras. 4k2k provides the same resolution as many state-of-the-art digital theaters – up to 4 times the resolution of 1080p. The bandwidth is sufficient for the near-term market needs. Higher resolutions, 3D, and deep color content at 240 Hz refresh rate may push the bandwidth higher. 8 | Compute Communication Interfaces and AOC – Petre Popescu | MIT Microphotonics Center April 5, 2011 | PCI-E . Peripheral Component Interconnect Express (PCI Express), officially abbreviated as PCIe (also written as PCI-E), is a computer expansion card standard designed to replace the older PCI and PCI-X bus standards. Format specifications are maintained and developed by the PCI Special Interest Group (PCI-SIG), a group of more than 900 companies that also maintain the PCIe specifications. PCIe has numerous improvements over the older bus standards, including higher maximum system bus throughput, lower I/O pin count, smaller physical footprint, better performance-scaling for bus devices, a more detailed error detection and reporting mechanism, and native hot plugging. More recent revisions of the PCIe standard support hardware I/O virtualization. The PCIe electrical interface is also used in a variety of other standards, most notably ExpressCard, a laptop expansion card interface. PCIe Gen 3.0 (8 Gb/s per lane full duplex) is the latest standard for expansion cards that is available on mainstream personal computers. Next-generation PCIe Gen 4 is expected in 2014 and most likely will run at 16 Gb/s per lane full-duplex. 9 | Compute Communication Interfaces and AOC – Petre Popescu | MIT Microphotonics Center April 5, 2011 | HyperTransport . HyperTransport (HT), formerly known as Lightning Data Transport (LDT), is a technology for interconnection of computer processors. It is a bidirectional serial/parallel high-bandwidth, low-latency, point-to-point technology. HyperTransport Consortium is a membership-based, non-profit organization that is in charge of promoting and developing HyperTransport Technology. Hyper Transport Consortium website: http://www.hypertransport.org . Coherent HyperTransport links are used to communicate cache- coherency information between multiple processors in a multi-processor system configuration that share data. HT3, currently in use, has a data rate 6.4 Gb/s per lane. Next generations will increase the data rate to 10 Gb/s or 12 Gb/s. The increase is expected in 2014. There is a trend to make HT physical implementation and HT PHY requirements the same or as close as possible as PCIe. PCIe Gen 3 has a data rate of 8 Gb/s per lane. 10 | Compute Communication Interfaces and AOC – Petre Popescu | MIT Microphotonics Center April 5, 2011 | Compute Communication Interfaces - Summary . We reviewed six communication interfaces: – Computer to peripherals: SATA/SAS, USB, DP, and HDMI. – Compute chip-to-chip communication: PCI-E and HT. A common characteristic is continuous data rate increase. PCI-E has the highest data rate of 8 Gb/s per lane. Data rates of 16 Gb/s per lane and higher are expected in 2014 and beyond. Interface specifications are controlled by standards organizations, special interest groups (SIG), and consortiums, or are proprietary. Interfaces are standardized and optimized for a specific functionality in the compute environment (PC, laptop, server, etc.). They will continue to be used in the foreseeable future. Through-silicon via (TSV) technology and die stacking will impact the way we architect our systems. Memory interfaces will be significantly changed and have not been included in this review. 11 | Compute Communication Interfaces and AOC – Petre Popescu | MIT Microphotonics Center April 5, 2011 | Compute Communication Interfaces Optical Interconnect 12 | Compute Communication Interfaces and AOC – Petre Popescu | MIT Microphotonics Center April 5, 2011 | Active Optical Cables and Optical Engines . Computer-to-peripherals specifications define copper cable-based interfaces. As the data rate is moving higher, the maximum length of the copper cable is moving lower. Repeaters are available for applications in which the copper cable length exceeds the specified maximum length. Active optical cables, or AOC, are available for most computer-to- Hitachi Cable peripherals interfaces (HDMI, USB, DP, and SATA). For SATA/SAS, InfiniGreen interface specifications define the use of AOC.
Load more

Recommended publications
  • Summit™ M5x Protocol Analyzer / Jammer for PCI Express® 5.0
    Summit™ M5x Protocol Analyzer / Jammer for PCI Express® 5.0 The Summit M5x is Teledyne LeCroy’s highest performance PCI Express analyzer, Key Features offering both inline probing and direct tapping approaches to protocol capture - the best in overall diversity in probing methods. Find errors fast • One button error check Inline operation provides advanced features such as: real-time error injection (jammer) • Fast upload speed for PCI Express 4.0 specification; support for data rates of 2.5 GT/s, 5.0 GT/s, 8.0 • Large trace memory GT/s, and 16.0 GT/s; full data capture on bidirectional link widths of x1, x2, x4, x8 and • Powerful triggering/filtering x16 for up to 16 GT/s; and up to 128GB of trace memory. See and understand the traffic ® • Get useful information Direct tapping operation supports PCIe 5.0 protocol analysis with speeds up to • More choices of data views 32GT/s at up to x8 link widths. The Summit M5x is ideal for high-performance protocol • More ways to analyze data development of add-in boards, switches, servers and workstations, and for customers • Custom decoding and reports currently working on PCIe. Data capture Flexible Hardware Analyzer for CXL (Compute Express Link) Links. • 100% data capture at 32.0 GT/s The Summit M5x PCIe 5.0 Protocol Analyzer is a Support is provided for CXL.io, CXL.mem and high-end analyzer that offers important analysis CXL.cache with full decoding from the FLIT layer Deep memory buffer features for new application development. to the CXL Message layers.
    [Show full text]
  • System Buses EE2222 Computer Interfacing and Microprocessors
    System Buses EE2222 Computer Interfacing and Microprocessors Partially based on Computer Organization and Architecture by William Stallings Computer Electronics by Thomas Blum 2020 EE2222 1 Connecting • All the units must be connected • Different type of connection for different type of unit • CPU • Memory • Input/Output 2020 EE2222 2 CPU Connection • Reads instruction and data • Writes out data (after processing) • Sends control signals to other units • Receives (& acts on) interrupts 2020 EE2222 3 Memory Connection • Receives and sends data • Receives addresses (of locations) • Receives control signals • Read • Write • Timing 2020 EE2222 4 Input/Output Connection(1) • Similar to memory from computer’s viewpoint • Output • Receive data from computer • Send data to peripheral • Input • Receive data from peripheral • Send data to computer 2020 EE2222 5 Input/Output Connection(2) • Receive control signals from computer • Send control signals to peripherals • e.g. spin disk • Receive addresses from computer • e.g. port number to identify peripheral • Send interrupt signals (control) 2020 EE2222 6 What is a Bus? • A communication pathway connecting two or more devices • Usually broadcast (all components see signal) • Often grouped • A number of channels in one bus • e.g. 32 bit data bus is 32 separate single bit channels • Power lines may not be shown 2020 EE2222 7 Bus Interconnection Scheme 2020 EE2222 8 Data bus • Carries data • Remember that there is no difference between “data” and “instruction” at this level • Width is a key determinant of performance • 8, 16, 32, 64 bit 2020 EE2222 9 Address bus • Identify the source or destination of data • e.g. CPU needs to read an instruction (data) from a given location in memory • Bus width determines maximum memory capacity of system • e.g.
    [Show full text]
  • Certifications, Reports and Compatibility Applications
    2-port 10Gbps USB C PCIe Card - USB 3.1 Gen 2 Type-C PCI Express Host Controller Add-On Card - Expansion Card - USB 3.2 Gen 2x1 PCIe Adapter 15W/port - Windows, macOS, Linux Product ID: PEXUSB312C3 This PCIe USB 3.1 Gen 2 card installs into an available PCI-Express slot in your computer and enables you to upgrade your current system by adding two USB-C (10Gbps) ports. Also known as USB 3.2 Gen 2x1, this USB 3.1 Gen 2 card adds two 10Gbps USB Type-C ports to your computer. Utilizing an ASMedia ASM3142 chipset, this card harnesses the speed of USB 3.1 Gen 2. With higher data throughput support, this USB 3.1 Gen 2 PCIe expansion card is a necessity for external drives and many other USB 3.1 Gen 2 peripherals and includes an optional SATA power connector for high power devices. The card is backward compatible with USB 3.0 (5Gbps) and USB 2.0 (480mbps) devices. The card works with newer USB-C devices, but can easily support your existing USB-A peripherals using inexpensive USB Type C cables and adapters. See our Accessories Tab for supported options. The USB 3.1 card is compatible with Windows, Linux and macOS operating systems. The card includes both standard-profile and low-profile brackets to install in various form-factor PCs and servers. StarTech.com conducts thorough compatibility and performance testing on all our products to ensure we are meeting or exceeding industry standards and providing high-quality products to IT Professionals.
    [Show full text]
  • Scaling Enterprise Storage with SAS Hard Drives
    Whitepaper | November 2007 Scaling Enterprise Storage with SAS Hard Drives Introduction Data center workloads have increased exponentially in recent years, requiring IT managers to find new ways of scaling their enterprise storage resources in a way that is both highly reliable and cost-effective. With the introduction of complementary serial interface technologies, IT managers now have the flexibility to deploy either high performance SAS drives or cost-effective Serial ATA (SATA) drives in a Serial Attached SCSI (SAS) storage environment. Hardware compatibility between the new interfaces will provide unprecedented design flexibility for server and storage subsystem deployments. SAS was designed to be the successor to parallel SCSI, which has been used effectively as an enterprise storage interface for more than 20 years. SAS supports the SCSI com- mand set and protocol, maintaining compatibility with the last 20 years of application software investment. SAS will support faster data transfer rates and more devices per controller, as well as reduce the size and complexity of the cables and connectors (thus enabling smaller, more densely-packed disk arrays). SAS is a point-to-point serial architecture, meaning that each drive has a dedicated connection to the host. Eliminating the shared (parallel) bus bottleneck results in higher overall performance because the host will deliver full bandwidth to each individual hard drive. These dedicated, point-to-point connections provide full-duplex connectivity at 3Gb/s for superior performance. SAS is a dual-port interface that provides two separate data paths into the drive. This delivers higher levels of performance and eliminates the “single point of failure” that is a drawback of the current parallel SCSI inter- face.
    [Show full text]
  • SAS Storage Architecture: Serial Attached SCSI, 2005, Mike Jackson, 0977087808, 9780977087808, Mindshare Press, 2005
    SAS Storage Architecture: Serial Attached SCSI, 2005, Mike Jackson, 0977087808, 9780977087808, MindShare Press, 2005 DOWNLOAD http://bit.ly/1zNQCoA http://www.barnesandnoble.com/s/?store=book&keyword=SAS+Storage+Architecture%3A+Serial+Attached+SCSI SAS (Serial Attached SCSI) is the serial storage interface that has been designed to replace and upgrade SCSI, by far the most popular storage interface for high-performance systems for many years. Retaining backward compatibility with the millions of lines of code written to support SCSI devices, SAS incorporates recent advances in high-speed serial design to provide better performance, better reliability and enhanced capabilities, all at a lower cost. SAS will be a significant part of many future high-performance storage systems, and hardware designers, system validation engineers, device driver developers and others working in this area will need a working knowledge of it.SAS Storage Architecture provides a comprehensive guide to the SAS standard. The book contains descriptions and numerous examples of the concepts presented, using the same building block approach as other MindShare offerings. This book details important concepts relating to the design and implementation of storage networks.Specific topics of interest include:SATA Compatibility Expander devices Discovery Process Connection protocols Arbitration of competing connection requests Flow Control protocols ACK/NAK protocol Primitives ? construction and uses Frames ? format, definition, used of each field Error checking mechanisms
    [Show full text]
  • Crack Iscsi Cake 197
    1 / 2 Crack Iscsi Cake 197 Open-E DSS V7 increases iSCSI target efficiency by supporting ... drive serial number and the drive serial number information from the robotic library), ... Open-E DSS V7 MANUAL www.open-e.com. 197 work in that User .... nuance pdf converter professional 8 crack keygen · avunu telugu movie english subtitles download torrent · Veerappan ... Crack Iscsi Cake 197.. Crack Iscsi Cake 1.97. Download. Crack Iscsi Cake 1.97. ISCSI...CAKE...1.8.0418...CRACK.. Merci..de..tlcharger..iSCSI.. Contribute to Niarfe/hack-recommender development by creating an account on GitHub. ... 197, ETAP. 198, EtQ. 199, Cincom Eloquence ... 1022, Adobe Target. 1023, Adobe ... 3485, Dell EqualLogic PS6500E iSCSI SAN Storage. 3486, Dell .... iscsi cake, iscsi cake crack, iscsi cake 1.8 crack full, iscsi cake 1.97 full, iscsi cake tutorial, iscsi cake 1.9 crack, iscsi cake 1.9 full, iscsi cake .... Crack Iscsi Cake 197 iscsi cake, iscsi cake 1.8 crack full, iscsi cake 1.9, iscsi cake full, iscsi cake 1.9 expired, iscsi cake crack, iscsi cake 1.9 full, .... Crack Iscsi Cake 197. June 16 2020 0. iscsi cake, iscsi cake 1.8 crack full, iscsi cake full, iscsi cake 1.8 serial number, iscsi cake 1.9, iscsi cake crack, iscsi cake ... Serial interface and protocol. Standard PC mice once used the RS-232C serial port via a D-subminiature connector, which provided power to run the mouse's .... Avira Phantom VPN Pro v3.7.1.26756 Final Crack (2018) .rar · fb limiter pro cracked full version ... Crack Iscsi Cake 197 · Hoshi Wo Katta Hi ...
    [Show full text]
  • ECESATUSB1 This Expresscard Power Esata Port Controller Card
    1 Port ExpressCard Power eSATA Controller Adapter Card StarTech ID: ECESATUSB1 This ExpressCard Power eSATA port controller card can be installed in an available ExpressCard 34/54 mm slot to provide a powered eSATA connection, and also alternatively provide either external SATA (data only) or USB 2.0 connectivity from one uniquely designed port if using with standard eSATA or USB devices. An ideal solution for using an eSATA SSD Flash drive on your laptop, the power eSATA card delivers both a high speed eSATA connection and power from the combined USB port. A versatile connectivity solution, the card features built-in port multiplier support, allowing multi-drive eSATA storage enclosures to be connected to the host computer using a single eSATA cable. Taking advantage of the transfer speed of eSATA connection and the 5V power output of the USB 2.0 port, the ExpressCard Power eSATA adapter is the perfect answer for connecting compatible mobile drive enclosures, similar to the built-in power eSATA port provided by the following laptop computers: Toshiba: Satellite E105, A350, Satellite Pro P300; Qosmio G50, X305, Portege A600, M750, R500, R600; and Tecra M10, R10, A10. Dell: Studio 15, 17; Latitude E6400, E6500; Precision M2400, M4400, M6400, M6400 Covet. Applications Connects to eSATA SSD Flash drives, such as OCZ Throttle, Kangaru e-Flash drives and Ridata Racer series flash drives Provides connectivity between Notebooks and PCs with ExpressCard slots to external drive enclosures with Power eSATA (eSATA+USB) port, or with regular eSATA
    [Show full text]
  • HP Proliant G6 Intel Xeon Bladesystem C-Class Server Blades
    Technologies in HP ProLiant G6 c-Class server blades with Intel® Xeon® processors technology brief Abstract.............................................................................................................................................. 2 ProLiant c-Class server blade architecture................................................................................................ 2 Processor technologies ......................................................................................................................... 3 Multi-level caches............................................................................................................................. 3 QuickPath Interconnect controller ....................................................................................................... 4 Hyper-Threading .............................................................................................................................. 4 Turbo Boost technology..................................................................................................................... 5 Thermal Logic technologies ................................................................................................................... 5 Processor socket technology.................................................................................................................. 6 Memory technologies ........................................................................................................................... 6 I/O technologies
    [Show full text]
  • SAS Enters the Mainstream Although Adoption of Serial Attached SCSI
    SAS enters the mainstream By the InfoStor staff http://www.infostor.com/articles/article_display.cfm?Section=ARTCL&C=Newst&ARTICLE_ID=295373&KEYWORDS=Adaptec&p=23 Although adoption of Serial Attached SCSI (SAS) is still in the infancy stages, the next 12 months bode well for proponents of the relatively new disk drive/array interface. For example, in a recent InfoStor QuickVote reader poll, 27% of the respondents said SAS will account for the majority of their disk drive purchases over the next year, although Serial ATA (SATA) topped the list with 37% of the respondents, followed by Fibre Channel with 32%. Only 4% of the poll respondents cited the aging parallel SCSI interface (see figure). However, surveys of InfoStor’s readers are skewed by the fact that almost half of our readers are in the channel (primarily VARs and systems/storage integrators), and the channel moves faster than end users in terms of adopting (or at least kicking the tires on) new technologies such as serial interfaces. Click here to enlarge image To get a more accurate view of the pace of adoption of serial interfaces such as SAS, consider market research predictions from firms such as Gartner and International Data Corp. (IDC). Yet even in those firms’ predictions, SAS is coming on surprisingly strong, mostly at the expense of its parallel SCSI predecessor. For example, Gartner predicts SAS disk drives will account for 16.4% of all multi-user drive shipments this year and will garner almost 45% of the overall market in 2009 (see figure on p. 18).
    [Show full text]
  • Input/Output
    Lectures 24: Input/Output I. External devices A. External devices are not connected directly to the system bus because they have a wide range of control logics, as well as data transfer speeds and formats. B. Virtually all external devices have buffers, control signals, status signals, and data bits. C. Those that deal with other forms of energy have transducers that converts from non-electrical data to electrical data, (e.g. key press to ASCII in a keyboard), or electrical data to non-electrical data (e.g. bytes to light in a monitor). D. In the past, intra-system (less than 1 meter) connections were usually parallel, and inter-system were serial. Now almost all are serial. 1. To convert from parallel to serial use a shift register. 2. USB (universal serial bus) is a common standard for serial transmission with USB 3.0 transferring at 5Gb/s. II. I/O Modules (south bridge and north bridge on a PC) on the motherboard provide the logic, buffers, error detection, and ports to communicate with the external devices on one side, and a system-type bus on the other. For external device interfaces, the modules have data, status, and control lines. For the system bus they have data, address, and control lines. The south bridge handles slower I/O devices and is connected to the north bridge rather than the system bus directly. III. Programmed I/O A. Overview of Programmed I/O waits for the processor to query it. B. Four types of I/O commands: 1) control (e.g.
    [Show full text]
  • Aoc-Slg3-2M2
    AOC-SLG3-2M2 User's Guide Revision 1.1 The information in this user’s manual has been carefully reviewed and is believed to be accurate. The vendor assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the information in this manual, or to notify any person or organization of the updates. Please Note: For the most up-to-date version of this manual, please see our website at www.supermicro.com. Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product described in this manual at any time and without notice. This product, including software and documentation, is the property of Supermicro and/or its licensors, and is supplied only under a license. Any use or reproduction of this product is not allowed, except as expressly permitted by the terms of said license. IN NO EVENT WILL SUPER MICRO COMPUTER, INC. BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, SUPER MICRO COMPUTER, INC. SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA. Any disputes arising between manufacturer and customer shall be governed by the laws of Santa Clara County in the State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution of any such disputes.
    [Show full text]
  • Performance and Innovation of Storage Advances Through SCSI Express © 2014 Storage Networking Industry Association
    Performance and Innovation of Storage PRESENTATION TITLE GOES HERE Advances through SCSI Express Marty Czekalski President, SCSI Trade Association - Emerging Interface and Architecture Program Manager, Seagate Technology Greg McSorley Vice President, SCSI Trade Association Technical Business Development Manager, Amphenol SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA unless otherwise noted. Member companies and individual members may use this material in presentations and literature under the following conditions: Any slide or slides used must be reproduced in their entirety without modification The SNIA must be acknowledged as the source of any material used in the body of any document containing material from these presentations. This presentation is a project of the SNIA Education Committee. Neither the author nor the presenter is an attorney and nothing in this presentation is intended to be, or should be construed as legal advice or an opinion of counsel. If you need legal advice or a legal opinion please contact your attorney. The information presented herein represents the author's personal opinion and current understanding of the relevant issues involved. The author, the presenter, and the SNIA do not assume any responsibility or liability for damages arising out of any reliance on or use of this information. NO WARRANTIES, EXPRESS OR IMPLIED. USE AT YOUR OWN RISK. Performance and Innovation of Storage Advances through SCSI Express © 2014 Storage Networking Industry Association. All Rights Reserved. 2 Abstract Performance and Innovation of Storage Advances through SCSI Express SCSI Express represents the natural evolution of enterprise storage technology building upon decades of customer and industry experience.
    [Show full text]