DOCSLIB.ORG

Semiconductor Contract Manufacturing Services Worldwide, 1998-1999

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Semiconductor Contract Manufacturing Services Worldwide, 1998-1999 Perspective Semiconductor Contract Manufacturing Services Worldwide Market Analysis Semiconductor Contract IVIanufacturing Wafer Pricing Trends: October 1998 Abstract: in the third of three surveys of semiconductor contract manufacturing wafer prices conducted in 1998, Dataquest observes continuing price declines. Prices are reported for 150mm and 200mm wafers, categorized by minimum feature size and number of metal interconnect levels, as well as special process options. Results are compared with those of previous surveys dating back almost three years. Finally, a consensus view of short-term price projections is presented and discussed in relation to current supply and demand dynamics within the semiconductor foundry market. By James F. Hines Foundry Wafer Prices: More Deciines, but Some Firming at the Lagging Edge Fovindry-processed wafer prices declined in leading-edge technology categories and increased in some of the more mature technologies in the J period from June to October 1998. The current results of Dataquest's survey Lii of semiconductor contract manufachiring (SCM) wafer prices mark two years D of pricing pressure as the industry struggles under a stubborn oversupply N condition. Survey results include the following: Z UJ • Average prices for ISOmtn wafers ranged from $498 to $623, compared > _J with $449 to $650 in June 1998. CL < > • Prices for 200mm wafers, which generally represent the leading-edge technologies, averaged $870 to $2,241, compared with $917 to $2,611 in O < June 1998. oLU ^ < • Average prices for 0.25-micron wafers dropped by about 9 to 15 percent U- over the four-month period. Dataquest Program: Semiconductor Contract Manufacturing Services Worldwide ProductCode: SCMS-WW-DP-9812 PublicationDate: February 1,1999 Filing: Perspective (For Cross-Technology, file in the Semiconductor Regional Markets and Manufacturing binder) Semiconductor Contract Manufacturing Services Worldwide • The 0.35-micron technology category, now beginning to see higher production volumes, continues to undergo substantial price reductions, with average wafer prices falling 10 to 12 percent since June 1998. • The lagging-edge categories experienced some price firming during the four-month period, with average wafer prices in some technologies increasing by as much as 18 percent. The Foundry Wafer Pricing Survey Dataquest conducts periodic surveys of the SCM market for the purpose of tracking foundry wafer pricing trends. At this time, the survey concentrates on mainstream CMOS process technologies segmented by minimtim linewidth. For purposes of reporting prices, linewidth is defined as the "as- drawn" feature size, which is a more conservative measurement than the sometimes quoted "effective channel length," symbolized as L^„. The SCM wafer pricing survey completed in October is the third of three surveys plarmed for 1998. The previous survey was conducted in June, and the results were published in the Perspective titled "Semiconductor Contract Manufacturing Wafer Pricing Trends: Jxme 1998" (SCMS-WW-DP-9809), dated August 31,1998. In October, a total of 19 companies were surveyed and reported prices paid and charged for 150mm and 200mm foundry-processed CMOS wafers. For this study, the group comprised 10 SCM users (buyers) and nine SCM suppliers (sellers), representing fabless semiconductor companies, integrated device manufacturers (IDMs), and dedicated foundries. The survey encompassed a variety of process technologies, categorized by minimum feature size and number of metal interconnect levels. Also, participants were asked to report prices for a number of special processing options, such as tungsten, chemical mechanical planarization (CMP), salicide, and epitaxial silicon. Finally, foundry users and suppliers were polled to obtain a consensus view on the expected change in wafer prices over the next four months (the interim period between surveys). '-^ October 1998 Foundry Wafer Pricing Update Table 1 summarizes the results of the most recent foimdry wafer pricing siirvey, conducted in October 1998. Participants were asked to report prices paid for foundry-processed wafers delivered during October 1998, assuming CMOS, unprobed wafers with 13-to-15 mask levels, single-level poly, and no epitaxial silicon. The minimum volume requirement was set at 1,000 wafers per month. The estimated average price is the average of all prices reported or, in cases of small sample size, Dataquest's estimate of the average price. The price range shows the minimum and maximum prices reported. SCIVIS-WW-DP-9812 ©1999 Dataquest February 1,1999 Semiconductor Contract Manufacturing Services Worldwide Table 1 October 1998 Foundry Wafer Prices (U.S. Dollars per Wafer) 150mm Wafer 200mm Wafer Average Price Price Range Average Price Price Range l-Micron, 1P2M 505 370-700 NA NA 1-Micron, 1P3M 541 420-750 NA NA 0.8-Micron, 1P2M 498 300-700 NA NA 0.8-Micron, 1P3M 522 340-750 NA NA 0.6-Micron, 1P2M 538 370-650 870 775-935 0.6-Micron, 1P3M 559 420-670 1,035 889-1,150 0.5-Micron, 1P2M 580 470-710 1,019 900-1,280 0.5-Micron, 1P3M 623 510-780 1,090 950-1,400 0.35-Micron, 1P3M NA NA 1,354 1,100-1,900 0.35'Micron, 1P4M NA NA 1,488 1,200-2,050 0.25-Micron, 1P3M NA NA 2,055 1,660-2,500 0.25-Micron, 1P4M NA NA 2,241 1,910-2,750 0,25-Micron, 1P5M NA NA 2,209 1,600-3,000 Note: 1P2M = 1 polysilicon level, 2 metal levels; 1P3M = 1 polysilicon level, 3 metal levels; 1P4M = 1 polysilicon level, 4 metal levels; 1P5M = 1 polysilicon level, 5 metal levels. NA = Not available Source: Dataquest (December 1998) Table 2 compares the average prices reported in October 1998 to those reported in the previous survey of June 1998. Foundry wafer prices have continued to slide during the past six months, reflecting the general overcapacity in the market that has existed since mid-1996. How the Views of Buyers and Sellers Differ Responses of buyers and sellers may differ in a survey of this type, and we might expect buyers to report generally lower prices than sellers, reflecting their respective biases in the ongoing negotiations between the two. Interestingly, this generalization has not always held true in past surveys of foundry wafer prices, and the cvirrent results are a case in point, as shown in Figures 1 and 2. The average reported prices of sellers are consistently higher for 200mm wafers, but 150mm wafer prices show the opposite trend. The line charts in Figures 1 and 2 represent the estimated average price for each technology category. The column charts represent the average of prices reported by buyers and sellers as separate groups. In those cases where a column is missing, the number of responses from the particular group was not sufficient to provide a statistically meaningful result. SCMS-WW-DP-9812 ©1999 Dataquest February 1,1999 Semiconductor Contract Manufacturing Services Worldwide Table 2 Change in Average Foundry Wafer Prices—^June 1998 to October 1998 (U.S. Dollars per Wafer) ISOmin Wafer 200mm Wafer June 1998 October 1998 Change(%) June 1998 October 1998 Change(%) l-Micron, 1P2M 449 505 12.4 NA. NA NA 1-Micron, 1P3M 458 541 18.2 NA NA NA 0.8-Micron, 1P2M 483 498 3.2 NA NA NA D.8-Micron, 1P3M 500 522 4.4 NA NA NA 0.6-Micron, 1P2M 549 538 -2.0 917 870 -5.1 0.6-Micron, 1P3M 576 559 -2.9 960 1,035 7.8 0.5-Micron, 1P2M 600 580 -3.3 1,093 1,019 -6.7 0.5-Micron, 1P3M 650 623 -4.1 1,195 1,090 -8.8 0.35-Microa 1P3M NA NA NA 1,511 1,354 -10.4 0.35-Micron, 1P4M NA NA NA 1,686 1,488 -11.8 0.25-Micron, 1P3M NA NA NA 2,267 2,055 -9.4 0.2S-Micron, 1F4M NA NA NA 2,444 2,241 -8.3 0.25-Micron, 1P5M NA NA NA 2,611 2,209 -15.4 Note: 1P2M = 1 polysillcon level, 2 metal levels; 1P3M : 1 polysilicon level, 3 metal levels; 1P4M = 1 polysilicon level, 4 metal levels; 1P5M =: 1 polysilicon level, 5 metal levels. NA = Not available Source: Dataquest (December 1998) Figure 1 October 1998 Foundry Wafer Prices: 150mm Wafers U.S. Dollars 700 0 Buyers • Suppliers ^— Estimated Averages T I 1-Micron, 1-Micron, 0.8- 0.8- 0.6- 0.6- 0.5- 0.5- 1P2M 1P3M Micron, Micron, Micron, Micron, Micron, Micron, 1P2M 1P3M 1P2M 1P3M 1P2M 1P3M Note: 1P2M = 1 polysilicon level, 2 metal levels; 1P3M = 1 polysilicon level, 3 metal levels. Source: Dataquest (December 1998) SCMS-WW-DP-9812 ©1999 Dataquest February 1,1999 Semiconductor Contract Manufacturing Services Worldwide Figure 2 October 1998 Foundry Wafer Prices: 200mm Wafers U.S. Dollars ^,OUU "• A^HIT' M 0 Buyers 2,000- V'V^-^^iBn m^ H Suppliers '^L<'--;'"WJH ^^JijSBmL •^ Estimated Averages 1,500- Z'^^m m r^^o-^jwH •fc^p '•y^mk i •^ ^''^'^^-^^ffl 1,000 - J^o*;^v i^'^'^Sl i '^m ^^^^ffiB ifl 500- ^'^fl M "WS^ 'wm f/^Sm ^^/mBak VJ^IA • 1 Wmk '/iyvMiv^Sm 1 1 1 ! jyylsa' '^^M 1 1 u-j 1 imjm ^•^"..'Kwl 0.6- 0.6- 0.5- 0.5- ^M0.35 - 0.35- 0.25- 0.25- 0.25- Micron, [^yiicro n Micron Micron, 1 Micron, Micron, Micron, Micron, Micron, { 1P2M 1P3M 1P2M P3M 1P3M 1P4M 1P3M 1P4M 11P5 M 96864a Note: 1P2M = 1 polysilicon level, 2 metal levels; 1P3M = 1 polysilicon level, 3 metal levels; 1P4M 1: polysilicon level, 4 metal levels; 1P5M = 1 polysilicon level, 5 metal levels. Source: Dataquest (December 1998) Process Option Prices Prices for special processing options are shov^n in Table 3. These are processes outside of the standard process flow that normally involve an additional cost.
Load more

Recommended publications
  • Evolution Des X86befehlssatzes Und Seiner Erweiterungen
    Technische Universität Dresden Evolution des x86-Befehlssatzes und seiner Erweiterungen Peter Ebert Dresden, 15.07.2009 Einführung · Überblick & Historie · Konkurrierende Befehlssatzarchitekture n · Befehlsarten · Registerstruktur · x87 15.07.2009 Evolution des x86-Befehlssatzes und seiner Erweiterungen 2/24 Übersicht & Historie · IBM 1981: erster PC · x86-Architektur verwendet einen CISC-Befehlssatz · alle Prozessoren seit dem Pentium Pro sind aber hybride CISC/RISC-Prozessoren 1978 1. Gen.: 8086 1982 2. Gen.: 80286 1985 3. Gen.: 80386 IA-32 1989 4. Gen.: 80486 1993 5. Gen.: Pentium MMX 1995 6. Gen.: P2, P3 3DNow!, SSE 1999 7. Gen.: Athlon (XP), P4 SSE2 2003 8. Gen.: Opteron x86-64 15.07.2009 Evolution des x86-Befehlssatzes und seiner Erweiterungen 3/24 Konkurrierende Befehlssatzarchitekturen · ARM (Acorn Risc Machine) RISC-Architektur 1983 vom englischen Computerhersteller Acorn. Einsatz vor allem im eingebetteten Bereich z.B.: Mobiltelefonen, PDAs, Routern, iPod, iPhone, Internet Tablets von Nokia und den neueren PDAs von ASUS, Konsolen wie der Nintendo DS, der GP2X und die Pandora. · PowerPC (Performance optimization with enhanced RISC Performance Chip) 1991 durch ein Konsortium aus Apple, IBM und Motorola. z.B.: Nintendo GameCube und Wii, Xbox 360 von Microsoft, Playstation 3 von Sony und in vielen eingebetteten Systemen. Auch benutzen PKW und Produkte in der Luft- und Raumfahrt · SPARC (Scalable Processor ARChitecture) Von Sun Microsystems entwickelt ab 1985 und vermarktete ab 1987, offene Architektur, 1995 64-Bit-Erweiterung (UltraSparc) 15.07.2009 Evolution des x86-Befehlssatzes und seiner Erweiterungen 4/24 Befehlsarten · Transferbefehlen werden Daten innerhalb des Systems bewegt. Die Daten werden dabei nur kopiert, d. h. bleiben an ihrem Quellort unverändert.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Assembly Programoz S
    ASSEMBLY PROGRAMOZÁS AJÁNLOTT IRODALOM 1)Pethő Ádám: Assembly alapismeretek 1. kötet, Számalk, Budapest, 1992 2)Peter Norton-John Socha: Az IBM PC Assembly nyelvű programozása, Novotrade, Budapest, 1991 3)Peter Norton: Az IBM PC programozása, Műszaki Könyvkiadó, Budapest, 1992 4)László József: A VGA-kártya programozása Pascal és Assembly nyelven, ComputerBooks, Budapest, 1994 5)Abonyi Zsolt: PC hardver kézikönyv 6)Dr. Kovács Magda: 32 bites mikroprocesszorok 80386/80486 I. és II. kötet, LSI, Budapest 1 TARTALOM 1 AZ ASSEMBLY NYELV TULAJDONSÁGAI, JELENTŐSÉGE. 9 2 A PC-K HARDVERÉNEK FELÉPÍTÉSE.................................13 3 SZÁMRENDSZEREK, GÉPI ADATÁBRÁZOLÁS, ARITMETIKA ÉS LOGIKA.......................................................... 16 4 A 8086-OS PROCESSZOR JELLEMZŐI, SZOLGÁLTATÁSAI. 24 4.1 Memóriakezelés.........................................................................25 4.2 Regiszterek................................................................................ 26 4.3 Adattípusok................................................................................30 4.4 Memóriahivatkozások, címzési módok..................................... 31 4.4.1 Közvetlen címzés................................................................................................ 31 4.4.2 Báziscímzés.........................................................................................................31 4.4.3 Indexcímzés.........................................................................................................32 4.4.4 Bázis+relatív
    [Show full text]
  • 2002 Annual Report United Microelectronics Corporation
    United Microelectronics Corporation 2002 Annual Report Corporate Information Spokesperson Chitung Liu Finance Division Director 886 (2) 2700 6999 [email protected] Deputy Spokesperson Sandy Yen The Chairman and President’s Office Senior Manager 886 (2) 2700 6999 [email protected] Sheng Yui Wang Finance Division Deputy Director 886 (2) 2700 6999 [email protected] Printed on March 25, 2003 United Microelectronics Corporation 2002 Annual Report Annual Report Contents 4 Letter to Shareholders 8 Corporate Overview 32 Operations Overview 50 Unconsolidated Financial Review 92 Consolidated Financial Review 138 Review and Analysis of Financial Position, Operating Results, and Risk Management and Evaluation 144 Special Disclosures 156 US GAAP Adjusted Financial Statements 2 3 Corporate Overview Financial Review Review and Analysis of Financial Position, Operating 9 Corporate Profile Unconsolidated Financial Review Results, and Risk Manage- ment and Evaluation 11 Corporate Organization 51 Condensed Balance Sheets 18 Capital and Shares 52 Condensed Statements of 139 Analysis of Financial Position Income 24 Corporate Bonds 140 Analysis of Operating Results 53 Financial Analysis 27 Preferred Stock 141 Liquidity Analysis 54 Supervisors’ Report 28 American Depositary 142 Major Capital Expenditures Receipts 55 Report of Independent and Sources of Funding Auditors 30 Employee Stock Option 143 Analysis for Investment Certificates 56 Balance Sheets 143 Risk Management and 58 Statements of Income Evaluation 59 Statements of Changes in Operations Overview
    [Show full text]
  • X87 X87 Is a Floating Point-Related Subset of the X86 Architecture Instruction Set
    x87 x87 is a floating point-related subset of the x86 architecture instruction set. It originated as an extension of the 8086 instruction set in the form of optional floating point coprocessors that worked in tandem with corresponding x86 CPUs. These microchips had names ending in "87". Like other extensions to the basic instruction set, x87-instructions are not strictly needed to construct working programs, but provide hardware and microcode implementations of common numerical tasks, allowing these tasks to be performed much faster than corresponding machine code routines can. The x87 instruction set includes instructions for basic floating point operations such as addition, subtraction and comparison, but also for more complex numerical operations, such as the computation of the tangent function and its inverse, for example. Most x86 processors since the Intel 80486 have had these x87 instructions implemented in the main CPU but the term is sometimes still used to refer to that part of the instruction set. Before x87 instructions were standard in PCs, compilers or programmers had to use rather slow library calls to perform floating-point operations, a method that is still common in (low-cost) embedded systems. Description The x87 registers form an 8-level deep non-strict stack structure ranging from ST(0) to ST(7) with registers that can be directly accessed by either operand, using an offset relative to the top, as well as pushed and popped. (This scheme may be compared to how a stack frame may be both pushed, popped and indexed.) There are instructions to push, calculate, and pop values on top of this stack; monadic operations (FSQRT, FPTAN etc.) then implicitly address the topmost ST(0) while dyadic operations (FADD, FMUL, FCOM, etc.) implicitly address ST(0) and ST(1).
    [Show full text]
  • Assembly Programozłs
    ASSEMBLY PROGRAMOZÁS AJÁNLOTT IRODALOM 1)Pethő Ádám: Assembly alapismeretek 1. kötet, Számalk, Budapest, 1992 2)Peter Norton-John Socha: Az IBM PC Assembly nyelvű programozása, Novotrade, Budapest, 1991 3)Peter Norton: Az IBM PC programozása, Műszaki Könyvkiadó, Budapest, 1992 4)László József: A VGA-kártya programozása Pascal és Assembly nyelven, ComputerBooks, Budapest, 1994 5)Abonyi Zsolt: PC hardver kézikönyv 6)Dr. Kovács Magda: 32 bites mikroprocesszorok 80386/80486 I. és II. kötet, LSI, Budapest 1 TARTALOM 1 AZ ASSEMBLY NYELV TULAJDONSÁGAI, JELENTŐSÉGE. 9 2 A PC-K HARDVERÉNEK FELÉPÍTÉSE.................................13 3 SZÁMRENDSZEREK, GÉPI ADATÁBRÁZOLÁS, ARITMETIKA ÉS LOGIKA.......................................................... 16 4 A 8086-OS PROCESSZOR JELLEMZŐI, SZOLGÁLTATÁSAI. 24 4.1 Memóriakezelés.........................................................................25 4.2 Regiszterek................................................................................ 26 4.3 Adattípusok................................................................................30 4.4 Memóriahivatkozások, címzési módok..................................... 31 4.4.1 Közvetlen címzés................................................................................................ 31 4.4.2 Báziscímzés.........................................................................................................31 4.4.3 Indexcímzés.........................................................................................................32 4.4.4 Bázis+relatív
    [Show full text]
  • 80387 Coprocessor Instruction Set
    80387 coprocessor instruction set Continue 80x87 is capable of multiplying, sharing, adding, subtracting, finding sqrt and calculating transcendental functions and logariths. Data types include 16-, 32- and 64-bit signed integers; 18-digit BCD data; and 32-, 64- and 80-bit (advanced accuracy) floating point numbers. DW, dd and dq directives are used to declare signed storage of integrators, while dd, dq and dt are used for floating point. Conversion from decimal to floating point is made: Conversion of the decimal number into binary. The normalization of the binary number. Calculate a biased figure. Keep the number in floating point format. Bias is 0x7F, 0x3FF and 0x3FFF for 3 types of floating current. Special rules: Number 0 is stored as all 0s (except for the bit mark). In/- Infinity is stored as logic 1s in the exhibitor, with significand all 0s. The bit of the sign is used to represent infinity. NAN (non- number) is an invalid floating point result that has all 1s in the indicator with significand it's not all zeros. Conversion from floating point to decimal is carried out: Separate the sign-bit, biased indicator, and significand. Transform a biased exhibitor into a true exhibitor, subtracting bias. Write the number as a normalized binary number. Transform it into a de-normalized binary number. Conversion of de-normalized binary numbers into decimal numbers. The 80x87 follows 68 different instructions. The basic structure of the co-processor. Registers in the coprocessor stack always contain 80-bit extended accurate data. These memories, of course, can take other views. Thus, transformations occur during translations.
    [Show full text]