His Index Begins with Symbolic and Numeric Items, Listed In

Total Page:16

File Type:pdf, Size:1020Kb

His Index Begins with Symbolic and Numeric Items, Listed In 027_evans_IX.fm Page 505 Monday, April 7, 2003 10:03 PM Index his index begins with symbolic and introducing an option (Unix/Linux), 53 Tnumeric items, listed in accordance subtraction operator, 63 with the ASCII character code ordering (see unary negation operator, 63 Table 2-3), followed by the A–Z items. character introducing a directive, 56 " " characters in symbols, 58 enclosing string data, 60 symbol for location counter, 62 enclosing string parameters, 470 / character # character (preprocessor), 201 division operator, 63 $ character double, for comment delimiter, 14, 56 beginning a system-defined macro, 56 examine command (adb), 72 in symbols, 58 @ character % character @gprel, 15 in format strings, 270 in floating-point class mnemonics, 247 in parameters for asm function, 482 in macros, 475 & character : character logical AND operator, 63 in adb commands, 72, 74 reference indicator (C language), 210 double, 55 () characters, clarifying precedence, 63 terminating a label, 55 * character ; character multiplication operator, 63 double, 15, 55 + character marking instruction dependencies, 55, addition operator, 63 138–140 unary positive operator, 63 = character for symbol definition, 59 , character, separating specifiers, 55 [] characters in register indirect addressing, 111 - character \ character 505 027_evans_IX.fm Page 506 Monday, April 7, 2003 10:03 PM 506 Index in macros, 467–470 Addresses in repeat blocks, 462–463 comparing as unsigned values, 129 ^ character for exclusive OR operator, 63 definition of, 27 _ character in symbols, 58 number of, 32–34 | character, logical OR operator, 63 symbolic, 56 ~ character, binary complement operator, 63 Addressing modes 0 prefix for octal, 58–59 autodecrement, 116, 190 0b prefix for hexadecimal, 58–59 autodecrement deferred, 118 0x prefix for binary, 59 autoincrement, 111, 116, 190 1620 computer, 3 autoincrement deferred, 117–118 360 computer, 1 base addressing, 117 4004 processor, 7 branch, 135–136 8008 processor, 7 direct, 110–111, 117 8080 processor, 7–8 displacement, 117 8085 processor, 7–8 displacement deferred, 118 8086 processor, 7–8, 26 immediate, 89, 110, 112 8088 processor, 8, 26 indirect, 111 80286 processor, 8 Itanium, 110–112 memory direct, 110–111 memory indirect, 111 A other architectures, 116–118 a access mode, 279 performance issues, 325 a flag, 473 postincrement, 101, 102, 111–112 -a option for requesting assembly listing file, 67 register direct, 89, 101–102, 110–112 A class of instruction, 86–88 register indirect, 101–102, 111–112, 116 a.out (C default output file), 180 register indirect deferred, 117 Absolute path (see Path) relative, 117 Absolute symbols (see Symbols) relative deferred, 117 Absolute value (floating-point), 239 for stacks (see Stacks) aCC command (HP compiler), 52, 343 Addressing range for branches, 135–136 Access mode, 279 addp4 instruction, 107 Accumulator register, 33 adds instruction, 88–89, 94 Accuracy (floating-point), 38 Advanced load (see Load types) acq completer, 388–390 -Ae option for HP-UX compilers, 53, 422 Actual parameters, 467–468 AINT function (FORTRAN), 249 Ada language as a 3GL, 3, 405 ALAT (advanced load address table), 308–309, adb debugger (Unix), 53, 70–71, 73–74 312 add instruction, 88–89, 94–96 .align directive, 57 Addition Alignment floating-point, 240 of floating-point data, 38, 40, 236–237 integer, 88–89 of integer data, 101–102 logical basis, 162–163 for pipeline efficiency, 298 addl instruction, 88–89, 94–96 alloc instruction, 179–180, 198–199, 313 Address space, 29 Allocation, storage (see Storage allocation) 027_evans_IX.fm Page 507 Monday, April 7, 2003 10:03 PM Index 507 Alpha architecture, 7, 9, 34, 84, 301 PA-RISC, 10–11, 34 Alphanumeric characters, 41–44 PDP-8 architecture, 23, 32 Altivec extensions (PowerPC), 407 PDP-11, 7, 9, 33–34, 83 .altrp directive, 212–213 Pentium, 35 ALU (see Arithmetic logic unit) of the piano, 2–3 Ampersand character (see & character) PowerPC, 296, 301 and compare type, 161 RISC, 6–7, 9–11, 84, 300–301, 340–341 and instruction, 157–158 SPARC, 197–198 AND logical function, 157 stack-based, 32–33 and.orcm compare type, 161 superscalar, 35, 295–296 andcm compare type, 161 three-address, 33 andcm instruction, 157–158 two-address, 33 ANSI/IEEE 754 (see IEEE floating-point numbers) UltraSparc, 384 Answers for selected exercises, 495–502 VAX, 7, 9, 33–34, 84 Antidependency, 298 VLIW, 296, 301 Application registers (see Registers) zero-address, 32–33 Approximation instructions Argument passing reciprocal, 253–254 for C, 210 reciprocal square root, 254–255 for COBOL, 210 APPROXPI program, 256–260 by descriptor, 209–210 ar.bsp register, 212 for FORTRAN, 210 ar.bspstore register, 212 locations, 208–209 ar.ccv register, 389 methods, 209–210 ar.csd register, 389–390 by reference, 209–210 ar.ec register, 313–316 by value, 209–210 ar.fpsr register, 212, 242–243 Argument return registers, 214, 451 ar.itc register, 480–482 Arguments for conditional assembly, 464–465 ar.lc register, 143–145, 212 Arguments for macros (see Macros) ar.pfs register, 180–181, 198–199, 212, 456 Aries (PA-RISC to Itanium migration), 34 ar.rnat register, 212 Arithmetic instructions ar.unat register, 212 as a category, 30 Architecture floating-point, 240–243 Alpha, 7, 9, 301 integer, 88–93 CISC, 6–7, 84 parallel floating-point, 385 CRAY-1, 378–379 parallel integer, 380 defined, 1 special cases, 91–92 EPIC, 6, 10–11, 301 Arithmetic logic unit, 156 extensions to, 393–394 Arithmetic overflow IA-16, IA-32, IA-64, 10 floating-point, 243 instruction-level parallelism, 300–301 integer, 89–90 Itanium, 9–11, 34–35 Arithmetic shift, 165 lifetime, 396 Arrays load/store, 33–34 record structures, 104–105 one-address, 33 shladd instruction for indexing, 91 027_evans_IX.fm Page 508 Monday, April 7, 2003 10:03 PM 508 Index AS/400, 34 Backside cache (see Cache) ASCII characters, 41–44 BACKWARD program, 181–183 ASCII codes, table of, 43 Banked registers (see Registers) .ascii directive, 60 Base addressing (see Addressing modes) ASCII file (see Text file) Base for number systems ASCII mode (ftp), 415 binary, 16 .asciz directive, 60 decimal, 16 _Asm functions (HP-UX C), 4, 479–481 hexadecimal, 16 asm keyword (C language), 4, 481–482 for machine language, 3 Assembler directives, 57, 60 octal, 16 Assemblers, 3, 49, 57, 66–67, 142 BASIC language as a 3GL, 3 Assembly language BBEdit, 427 advantages and disadvantages, 4, 49–50 BetterTelnet, 427 architectural dependence of, 4 Biased exponent, 37–41, 234–235 compared with other languages, 3–4 Bibliography, 485–493 for Itanium, 14–15 Big-endian convention, 36–37 lack of portability of, 50 bin subdirectory, 53, 416 operators, 56–57 Binary files, 288 statement types, 54–55 Binary mode (ftp), 416 why study, 4 Binary multiples Assembly process, 66–67 names for, 5 Asterisk character (see * character) prefixes for, 5 At character (see @ character) Binary operators, arithmetic and logical, 62–63 Atomic instructions, 386–390 Bit encoding of instructions, 93–96 Authors, 503 Bit-field layouts for instructions, 85–86 .auto directive, 460 Bits, numbering of, 36 Autodecrement addressing (see Addressing modes) .body directive, 57, 145, 180–181 Autodecrement deferred addressing (see Address- Boolean functions, 156–157 ing modes) Boolean operations Autoincrement addressing AND, 157 postincrementing as Itanium equivalent, 111 NAND, 157 for stacks, 190 NOR, 157 Autoincrement deferred addressing (see NOT, 92, 157 Addressing modes) NXOR, 157 Automatic registers (see Registers) OR, 157 Automatic variables, 191–192 XOR, 157 booth function, 215–216 B Booth’s algorithm for multiplication, 170–173 /b byte display mode (debuggers), 72 br instruction, 130–131 :b command (adb), 72 br.call instruction, 179–180, 205 b suffix, temporary labels, 142–143 br.cexit instruction, 315 B class of instruction, 86–88 br.cloop instruction, 143–145 B-unit, 87–88 br.ctop instruction, 315 Backing store, 199–200 br.ia instruction, 408 027_evans_IX.fm Page 509 Monday, April 7, 2003 10:03 PM Index 509 br.ret instruction, 179–180, 205 C br.wexit instruction, 315–316 /c display mode (debuggers), 72 br.wtop instruction, 315–316 :c command (adb), 72 Branch addressing, 135–136 .c file (see File types) Branch deallocation hint, 130–131 C language Branch instructions as a 3GL, 3 argument passing, 210 call, 205 compiler output, 345–349 completers, 130–131 library functions for I/O, 269, 278 conditional, 130–131 SQUARES program, 12–13 ordinary, 130–131 C++ language as a 4GL, 3 pipeline behavior, 298–299 Cache return, 205 backside, 99 unconditional, 130–131 hit ratio, 120–121, 325 Branch offset, IP-relative, 135–136 Itanium 2 processor, 98–100 Branch penalty Itanium processor, 399–400 in general, 131, 143 levels, 29, 98–100 Itanium 2 processor, 297 line size, 98–99 Itanium processor, 402 structures, 98–100, 399–400 Branch prediction, 299, 404 subsystem, 29, 98–100 call branch type, 130, 205 Branch prefetch hint, 130 Call to procedure, 205–207 Branch range, 135–136 Calling conventions, 203–214 Branch registers (see Registers) Caret character (see ^ character) Branch type, 130 Carriage return character, 415 Branch whether hint, 130 Carry bit, 162–163 break command (gdb), 71–73 Case sensitivity (Unix/Linux), 53 break statement (C language), 149 Case structures, 148–150 Breakpoints, 71–74 cat command (Unix/Linux), 416 brl instruction, 136, 405 cc command (HP compiler), 52, 343, 422 brp instruction, 404 cc_bundled command (HP compiler), 52, 343, brtype completer (branch instructions), 130 422 Bubble sort cd command (DOS, Unix/Linux), 416 integers (SORTINT),
Recommended publications
  • Intel® Software Products Highlights and Best Practices
    Intel® Software Products Highlights and Best Practices Edmund Preiss Business Development Manager Entdecken Sie weitere interessante Artikel und News zum Thema auf all-electronics.de! Hier klicken & informieren! Agenda • Key enhancements and highlights since ISTEP’11 • Industry segments using Intel® Software Development Products • Customer Demo and Best Practices Copyright© 2012, Intel Corporation. All rights reserved. 2 *Other brands and names are the property of their respective owners. Key enhancements & highlights since ISTEP’11 3 All in One -- Intel® Cluster Studio XE 2012 Analysis & Correctness Tools Shared & Distributed Memory Application Development Intel Cluster Studio XE supports: -Shared Memory Processing MPI Libraries & Tools -Distributed Memory Processing Compilers & Libraries Programming Models -Hybrid Processing Copyright© 2012, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners. Intel® VTune™ Amplifier XE New VTune Amplifier XE features very well received by Software Developers Key reasons : • More intuitive – Improved GUI points to application inefficiencies • Preconfigured & customizable analysis profiles • Timeline View highlights concurrency issues • New Event/PC counter ratio analysis concept easy to grasp Copyright© 2012, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners. Intel® VTune™ Amplifier XE The Old Way versus The New Way The Old Way: To see if there is an issue with branch misprediction, multiply event value (86,400,000) by 14 cycles, then divide by CPU_CLK_UNHALTED.THREAD (5,214,000,000). Then compare the resulting value to a threshold. If it is too high, investigate. The New Way: Look at the Branch Mispredict metric, and see if any cells are pink.
    [Show full text]
  • Intel(R) Math Kernel Library for Linux* OS User's Guide
    Intel® Math Kernel Library for Linux* OS User's Guide MKL 10.3 - Linux* OS Document Number: 315930-012US Legal Information Legal Information INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL(R) PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
    [Show full text]
  • Intel® Math Kernel Library for Windows* OS User's Guide
    Intel® Math Kernel Library for Windows* OS User's Guide Intel® MKL - Windows* OS Document Number: 315930-027US Legal Information Contents Contents Legal Information................................................................................7 Introducing the Intel® Math Kernel Library...........................................9 Getting Help and Support...................................................................11 Notational Conventions......................................................................13 Chapter 1: Overview Document Overview.................................................................................15 What's New.............................................................................................15 Related Information.................................................................................15 Chapter 2: Getting Started Checking Your Installation.........................................................................17 Setting Environment Variables ..................................................................17 Compiler Support.....................................................................................19 Using Code Examples...............................................................................19 What You Need to Know Before You Begin Using the Intel® Math Kernel Library...............................................................................................19 Chapter 3: Structure of the Intel® Math Kernel Library Architecture Support................................................................................23
    [Show full text]
  • Quick-Reference Guide to Optimization with Intel® Compilers
    Quick Reference Guide to Optimization with Intel® C++ and Fortran Compilers v19.1 For IA-32 processors, Intel® 64 processors, Intel® Xeon Phi™ processors and compatible non-Intel processors. Contents Application Performance .............................................................................................................................. 2 General Optimization Options and Reports ** ............................................................................................. 3 Parallel Performance ** ................................................................................................................................ 4 Recommended Processor-Specific Optimization Options ** ....................................................................... 5 Optimizing for the Intel® Xeon Phi™ x200 product family ............................................................................ 6 Interprocedural Optimization (IPO) and Profile-Guided Optimization (PGO) Options ................................ 7 Fine-Tuning (All Processors) ** ..................................................................................................................... 8 Floating-Point Arithmetic Options .............................................................................................................. 10 Processor Code Name With Instruction Set Extension Name Synonym .................................................... 11 Frequently Used Processor Names in Compiler Options ...........................................................................
    [Show full text]
  • Intel(R) Fortran Compiler Options
    Intel(R) Fortran Compiler Options Document Number: 307780-005US Disclaimer and Legal Information INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL(R) PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
    [Show full text]
  • Intel® Fortran Compiler for Linux* Systems Options Quick Reference Guide
    Intel® Fortran Compiler Options Quick Reference Intel® Fortran Compiler for Linux* Systems Options Quick Reference Guide Legal Information Document Number: 253258-002 Disclaimer and Legal Information Disclaimer and Legal Information Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications. This Quick Reference Guide as well as the software described in it is furnished under license and may only be used or copied in accordance with the terms of the license. The information in this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
    [Show full text]
  • Data Layout Optimization Techniques for Modern and Emerging Architectures
    DATA LAYOUT OPTIMIZATION TECHNIQUES FOR MODERN AND EMERGING ARCHITECTURES DISSERTATION Presented in Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy in the Graduate School of The Ohio State University By Qingda Lu, B.E., M.S. ***** The Ohio State University 2008 Dissertation Committee: Approved by Dr. P. Sadayappan, Adviser Dr. Xiaodong Zhang Adviser Dr. J. Ramanujam Graduate Program in Dr. Atanas Rountev Computer Science and Engineering c Copyright by ° Qingda Lu 2008 ABSTRACT The never-ending pursuit of higher performance is one fundamental driving force of computer science research. Although the semiconductor industry has fulfilled Moore’s Law over the last forty years by doubling transistor density every two years, the effectiveness of hardware advances cannot be fully exploited due to the mismatch between the architectural environment and the user program. Program optimization is a key to bridge this gap. In this dissertation, instead of restructuring programs’ control flow as in many previous efforts, we have applied several new data layout optimization techniques to answer many optimization challenges on modern and emerging architectures. In particular, the developed techniques and their unique contributions are as follows. We describe an approach where a class of computations is modeled in terms of con- • stituent operations that are empirically measured, thereby allowing modeling of the overall execution time. The performance model with empirically determined cost components is used to perform data layout
    [Show full text]
  • Intel® Composer XE 2013 Product Brief
    HIGH PERFORMANCE INTEL C++ AND FORTRAN COMPILERS WITH INTEL PERFORMANCE LIBRARIES Intel® Composer XE 2013 Product Brief Key Features Fortran, C++, and Libraries in One Convenient Package . Leadership Application Intel Composer XE 2013 SP1 is for Fortran developers who want a matching C++ compiler. It Performance combines all the compilers and tools from Intel® C++ Composer XE and Intel® Fortran Composer . Powerful Parallelism Models XE to help deliver outstanding performance for your applications as they run on systems using Simplify Multicore Support Intel® Core™ or Xeon® processors, compatible processors, and Intel® Xeon Phi™ coprocessors. Take advantage of a significant savings compared to purchasing individual components. Optimized Libraries For Threading, Math, Media And Data Processing It’s available on Windows* and Linux*. For Windows users, use of this suite requires that Compatible with Leading Microsoft Visual Studio* 2008, 2010 or 2012 is installed on your system. Development Environments Intel Composer XE features compiler-based innovations in vectorization and parallel programming to simplify development of performance-oriented application software. Among these are Intel® Cilk™ Plus, OpenMP* 4.0 features, and guided auto-parallelization. It’s compatible with leading C++ compilers and developer environments on Windows and Linux. “Intel makes great C++ and Fortran compilers as well as math libraries” Intel Performance Libraries are also included – Intel® Math Kernel Library (Intel® MKL) for Dr. Ronald C. Young, President, Multipath advanced math processing and Intel® Integrated Performance Primitives (Intel® IPP) for Corporation multimedia, signal and data processing. These libraries offer highly optimized, threaded, and specialized functions that speed development and add application performance. A bonus for C++ developers is Intel® Threading Building Blocks (Intel® TBB), which helps simplify adding Also available with one language: parallelism so that applications can take advantage of Intel multicore and many-core processor .
    [Show full text]
  • Intel Parallel Studio XE 2015 Professional
    Intel® Parallel Studio XE 2015 Create faster code faster with this comprehensive parallel software development suite. Faster code: Boost applications performance that scales on today’s and next-gen processors . Create code faster: Utilize a toolset that simplifies creating fast, reliable parallel code What’s New . Performance boost using explicit vectorization and optimization reports . Expanded standards support for OpenMP 4.0, MPI 3.0, Full C++ 2011, Full Fortran 2003 support and Fortran 2008 BLOCK support . Faster thread debugging and expanded performance profiling Deliver top application performance and reliability with Intel® Parallel Studio XE. This C++ and Fortran tool suite simplifies the development, debug, and tuning of code that helps you utilize parallel processing to boost application performance. Get more performance with less effort on compatible Intel® processors and coprocessors. Intel® Parallel Studio XE comes in three editions based on your development needs. Composer Edition includes compilers, performance libraries, and parallel models optimized to build fast parallel code. Professional Edition includes everything in the Composer edition. It adds performance profiler, threading design/prototyping, and memory & thread debugger to design, build, debug and tune fast parallel code. Cluster Edition includes everything in the Professional edition. It adds a MPI cluster communications library, along with MPI error checking and tuning to design, build, debug and tune fast parallel code that includes MPI. Intel® Parallel Studio
    [Show full text]
  • Intel® Parallel Studio XE 2020 Update 4 Release Notes
    Intel® Parallel StudIo Xe 2020 uPdate 4 22 October 2020 Contents 1 Introduction ................................................................................................................................................... 2 2 Product Contents ......................................................................................................................................... 3 2.1 Additional Information for Intel-provided Debug Solutions ..................................................... 4 2.2 Microsoft Visual Studio Shell Deprecation ....................................................................................... 4 2.3 Intel® Software Manager ........................................................................................................................... 5 2.4 Supported and Unsupported Versions .............................................................................................. 5 3 What’s New ..................................................................................................................................................... 5 3.1 Intel® Xeon Phi™ Product Family Updates ...................................................................................... 10 4 System Requirements ............................................................................................................................. 11 4.1 Processor Requirements........................................................................................................................ 11 4.2 Disk Space Requirements
    [Show full text]
  • Intel® Composer XE 2011 for Windows* and Linux*
    ADVANCED COMPILERS AND LIBRARIES Intel® Composer XE 2011 For Windows* and Linux* Product Brief Get High Performance with Intel® Composer XE 2011 Intel® Composer XE 2011 Intel® Composer XE is a tool bundle that includes the latest generation of For Windows* and Linux* Intel® C/C++ Compiler—Intel® C++ Compiler XE 12.0, and the latest Intel® Fortran compiler, Intel® Visual Fortran Compiler XE 12.0. In addition, the package contains the following Intel performance and parallel libraries: Intel® Math Kernel Library (Intel® MKL), Intel® Integrated Performance Primitives (Intel® IPP), and Intel® Threading Building Blocks (Intel® TBB). Intel® Composer XE 2011 replaces the popular Intel® Compiler Suite Professional Edition 11.1 bundle. This edition contains support for Intel® Architecture (IA)-32 and Intel® 64 architectures, available for Windows* and Linux* platforms. Build High-Performance Serial and Parallel Applications for Multicore Intel Composer XE delivers performance-oriented features to software engineers using C/ C++ and Fortran, enabling them to develop and maintain high-performance and enterprise applications on the latest IA processors, including the upcoming Intel processor codenamed Learn the New Names Sandy Bridge. Many tools in the Intel® Parallel Studio XE line are next-generation advancements of familiar industry-leading Intel® software Its combination of industry-leading optimizing compilers for IA, including support for the development products. See below to learn industry-standard OpenMP*, new innovations such as Intel® Parallel Building Blocks (Intel® more—and to help guide you during the PBB), and advanced vectorization support easier and faster development of fully optimized upgrade process. applications. The Intel Fortran compiler implements Co-Array Fortran as part of the Fortran New Name Old Name 2008 standard.
    [Show full text]
  • Intel® Parallel Studio XE 2020 Update 1 Release Notes
    Intel® Parallel StudIo Xe 2020 uPdate 1 2 April 2020 Contents 1 Introduction ................................................................................................................................................... 2 2 Product Contents ......................................................................................................................................... 3 2.1 Additional Information for Intel-provided Debug Solutions ..................................................... 4 2.2 Microsoft Visual Studio Shell Deprecation ....................................................................................... 4 2.3 Intel® Software Manager ........................................................................................................................... 5 2.4 Supported and Unsupported Versions .............................................................................................. 5 3 What’s New ..................................................................................................................................................... 5 3.1 Intel® Xeon Phi™ Product Family Updates ...................................................................................... 13 4 System Requirements ............................................................................................................................. 13 4.1 Processor Requirements........................................................................................................................ 13 4.2 Disk Space Requirements .....................................................................................................................
    [Show full text]