DOCSLIB.ORG

Dr Mandie Quartly @Mandieq

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Dr Mandie Quartly @Mandieq Dr Mandie Quartly OpenPOWER Global Alliances, Europe, IBM @mandie $ % Per&ormance 'ost W!at "ould you do# © 2016 OpenPOWER Foundation (!e only constant is c!ange*** Source © 2016 OpenPOWER Foundation Quantum, DNA, Workload Neural or ??? Optimised computing Systems Multi-Core Multi-Thread y c n Scaling e i Single thread c i f f E T I CLOCK ERA CLOUD ERA WOS ERA QUANTUM ERA 1970’s ~2004 ~2015 >>2025 Time © 2016 OpenPOWER Foundation Demands and consumption o& tec!nology are changin) too** © 2016 OpenPOWER Foundation Introducing the OpenPOWER +oundation, - +oundin) members in .%/0 © 2016 OpenPOWER Foundation W!at's OpenPOWER all about? Vibrant ecosystem Accelerated innovation Driving industry through open through collaboration of performance leadership development partners OpenPOWER is an open development community using the POWER Architecture © 2016 OpenPOWER Foundation This is what a revolution looks like © 2016 OpenPOWER Foundation (!e po"er of open… © 2016 OpenPOWER Foundation 2peed to inno3ation 4 2tandards 4 '!oice © 2016 OpenPOWER Foundation Open allo"s you to create "!at you need © 2016 OpenPOWER Foundation W!at's the best tool &or the 5ob# © 2016 OpenPOWER Foundation W!at's so special about POWER any"ay# © 2016 OpenPOWER Foundation POWER6 Processor 7 the lo" do"n*** POWER8 DRAM Memory Chips Buffer Up to 12 Cores, up to 96 Threads L1, L2, L3 + L4 Caches Up to 1 TB per socket Up to 230 GB/s sustained memory bandwidth © 2016 OpenPOWER Foundation POWER Processor Roadmap Focus on Enterprise Focus on Scale-Out and Enterprise Technology and Performance Driven Cost and Acceleration Driven Future POWER7 Architecture POWER8 Architecture POWER9 Architecture Partner Chip POWER10 POWER6 Architecture POWER8/9 2007 2008 2010 2012 2014 2016 2017 TBD 2018 - 20 2020+ POWER6 POWER6+ POWER7 POWER7+ POWER8 POWER8 P9 SO P9 SU P9 SO 2 cores 2 cores 8 cores 8 cores 12 cores w/ NVLink 24 cores TBD cores 10nm - 7nm 22nm 12 cores 14nm 14nm 65nm 65nm+ 45nm 32nm 22nm New Micro- Existing Architecture Enhanced T Micro- Enhanced New Micro- Enhanced New Micro- Enhanced New Micro- Micro- New Micro- Architecture Architecture Micro- Architecture Micro- Architecture Architecture Micro- Architecture Architecture Architecture Architecture With NVLink New Foundry Technology New Process New Process New Process Direct attach B Technology Technology Enhanced Technology New Process Technology memory Buffered Process Technology Memory Technology New Process Technology D © 2016 OpenPOWER Foundation NVIDIA 89:in; (echnology NVIDIA Tesla GPU NVIDIA Tesla GPU with NVLink 40+40 GB/s Graphics Memory Graphics Memory Graphics Memory 4 0+ 16+16 GB/s 40 G 80 GB/s PCIe x16 B /s Peak* POWER8 System Memory System Memory POWER8 with NVLink Current GPU Attach Future NVLink GPU Attachment © 2016 OpenPOWER Foundation FPGA CAPP PCIe POWER8 Processor Typical I/O Model Flow Copy or PinPin MMIO Notify Poll / Int Copy or Unpin Ret. From DD DD Call Acceleration Source Data Accelerator Completion Result Data Completion Flow withwith a CoherentCoherent ModelModel Shared Mem. Shared Memory Acceleration Notify Accelerator Completion 'o!erent Accelerator Processor Inter&ace <'API= © 2016 OpenPOWER Foundation 2o "!at's ne"# © 2016 OpenPOWER Foundation Vision Execution Adoption OpenPOWER Open Innovation Opening the door, a Game changing From proof of concept license to innovate solutions to industry revolution Incorporated December 2013 OpenPOWER Summit March 2015 OpenPOWER Summit April 2016 © 2016 OpenPOWER Foundation “Bringing it all together” Servers Building blocks Processors © 2016 OpenPOWER Foundation Zaius 1.25 OU • 2 POWER9 CPUS • 32 DDR4 DIMM SLOTS • 2X G4 PCIE X16 FHFL SLOTS • 1X G4 X16 HHHL SLOT • 1X G4 X16 OCP MEZ • 1X M.2 SATA PORT • 1X SATA PORT • 15X 2.5” SAS/SATA/NVME SLOTS • BMC W/GBE LOM • “DISKLESS” OPTION © 2016 OpenPOWER Foundation Cross community engagement drives mutual progress © 2016 OpenPOWER Foundation In memory databases usin) 'API attached >ash 24:1 3x server consolidation lower cost per user Before: NoSQL in memory After: NoSQL POWER8 + CAPI (x86) Flash WWW WWW 10Gb Uplink 10Gb Uplink POWER8 Server Load Balancer 4U 24U Flash Array w/ up 500GB Cache to 40TB 500GBNode Cache 500GBNode Cache 500GBNode Cache 500GBNode Cache Node Backup Nodes Less is More 24:1 physical server consolidation = 6x less rack space © 2016 OpenPOWER Foundation http://developers.openpowerfoundation.org/ © 2016 OpenPOWER Foundation Two tracks to challenge and win: Key Dates 1. The Open Road Test – Port and optimize for OpenPOWER Register today – Go faster with accelerators (optional) openpower.devpost.com 2. The Spark Rally Sun May 1st: – Train an accelerated DNN and recognize Submission periods opens objects with greater accuracy Tue Aug 2nd: – Show you can scale with Spark Submission period closes Grand prizes include a trip to Supercomputing 2016 Other prizes include iPads, Apple Watches © 2016 OpenPOWER Foundation $ % Per&ormance 'ost Bac; to the original uestion*** © 2016 OpenPOWER Foundation “I couldn't care “I want to change less about the the specifics of platform” <stack part>” A spectrum of ?carin)@*** © 2016 OpenPOWER Foundation In summary 7 so muc! goin) on*** 200+ members 60+ technologies revealed 24 countries 6 continents 100s innovations under way © 2016 OpenPOWER Foundation Main website → openpowerfoundation.org Overview → ibm.biz/openpower_overview Aoin the rebellionB [email protected] © 2016 OpenPOWER Foundation Re&erence material En)a)e in t!e OpenPOWER community T T S S E E Technology and Software Innovators,Innovators, Integrators,Integrators, R R End Users E E Innovators and Partners T T Innovators N N I I Strategic imperatives and Discuss areas ofof collaborationcollaboration Deep understanding of workload demands for and synergy in OpenPOWER. workload demands and performance and cost N N O O consumption preferences ofof optimization. I I T T Sign up for membership andand end users. C C Require open software and A A joinjoin aa workwork group.group. Team with innovators and end systems withwith choicechoice andand Build technical and business users to drive requirements, flexibility.flexibility. relationships. engage in specific projects.projects. relationships. Engage directlydirectly onon system design options. E E M M O O C C Develop Deliver Deploy T T U U collaborative innovations collaborative innovations collaborative innovations O O with compelling value with compelling value with compellingcompelling value © 2016 OpenPOWER Foundation Accelerates Infrastructure Standards 11 Work Groups 2014 2015 2016 Personalised Medicine Charter Pers Med Charter Integrated Integrated Solutions Solutions CAPI Linux SDK System SW Charter 64b ABI Platform Ref 25g IO Compatibility Charter 25g IO Spec OpenPOWER I/O Charter Sys I/O Enablement Guide CAPI AFU Intf Spec CAPI AFU Intf Spec V2 Charter Accelerator V1 OpenCL SDK Memory Charter OPMB Intf. Spec V1 FSI Specification Charter FSI Spec P8+ 1U1S P8+ 2U2S Charter P8 SP010 P8 2U2S Developer Platform Data Reference Reference Reference OpenPOWER ISA Profile V1 OpenPOWER ISA Profile V2 HW Architecture Charter IO Device Architecture V2 IO Device Architecture V3 Coherent Accel Intf Arch Coherent Accel Intf Arch Compliance Specification Comp Charter Compliance Draft Review WG Spec STD SP010 – Tyan OpenPOWER Customer Reference System AFU – Accelerator Function Unit OPMB – OpenPOWER Memory Bus SDK – Software Developer Kit CAPI – Coherent Accelerator Processor Interface FSI – Field Replaceable Unit (FRU) Service InterfaceABI – Application Binary Interface © 2016 OpenPOWER Foundation Membership Options Anyone may participate in OpenPOWER. Membership levels are designed for those that are investing to grow and enhance the OpenPOWER community and its proliferation within the industry. The OpenPOWER Foundation is a Not-for-profit entity with a Board of Directors and a Technical Steering Committee. • Membership levels provide either a default Board of Director position (Platinum) or an opportunity to be elected to the Board (Gold, Silver, and Assoc/Academic members). The Bylaws include additional governance detail. • Technical Steering Committee is formed from Work group Leads and Platinum members. Membership options include Platinum, Gold, Silver, and Associate / Academic memberships • Annual fee and dedicated full-time equivalent (FTEs) - verification of FTEs on honor system • Contributors, committers, Work group leads and project leads influence Technical Steering Committee • Associate / Academic level is not available to corporations Membership Annual Fee FTEs Technical Steering Committee Board / Voting position Level $ USD One seat per member not otherwise Includes board position Platinum $100k 10 represented Includes TSC position May be on TSC if Gold members may elect one board Gold $60k 3 Work group lead representative per three gold members $20k May be on TSC if Sliver members may elect one board Silver $5k if <300 employees 0 Work group lead representative for all silver members Associate & May be on TSC if May be elected to one community Academic $0 0 Work group lead observer, non-voting Board seat Membership agreement, Bylaws, and IP Rights Policy available for review www.openpowerfoundation.org © 2016 OpenPOWER Foundation Introducing OpenPOWER Ready ● Products C solutions may display badge ● Participants request to use it ● 'ompatibility ● 8ot CertiDcation or 'ompliance ● OpenPOWER Ready™ :ist http://openpowerfoundation.org/technical/openpower-ready/ © 2016 OpenPOWER Foundation Aoint roadmaps lookin) &or"ard..* Mellanox Interconnect
Load more

Recommended publications
  • Development of a Dynamically Extensible Spinnaker Chip Computing Module
    FACULDADE DE ENGENHARIA DA UNIVERSIDADE DO PORTO Development of a Dynamically Extensible SpiNNaker Chip Computing Module Rui Emanuel Gonçalves Calado Araújo Master in Electrical and Computers Engineering Supervisor: Jörg Conradt Co-Supervisor: Diamantino Freitas January 27, 2014 Resumo O projeto SpiNNaker desenvolveu uma arquitetura que é capaz de criar um sistema com mais de um milhão de núcleos, com o objetivo de simular mais de um bilhão de neurónios em tempo real biológico. O núcleo deste sistema é o "chip" SpiNNaker, um multiprocessador System-on-Chip com um elevado nível de interligação entre as suas unidades de processamento. Apesar de ser uma plataforma de computação com muito potencial, até para aplicações genéricas, atualmente é ape- nas disponibilizada em configurações fixas e requer uma estação de trabalho, como uma máquina tipo "desktop" ou "laptop" conectada através de uma conexão Ethernet, para a sua inicialização e receber o programa e os dados a processar. No sentido de tirar proveito das capacidades do "chip" SpiNNaker noutras áreas, como por exemplo, na área da robótica, nomeadamente no caso de robots voadores ou de tamanho pequeno, uma nova solução de hardware com software configurável tem de ser projetada de forma a poder selecionar granularmente a quantidade do poder de processamento. Estas novas capacidades per- mitem que a arquitetura SpiNNaker possa ser utilizada em mais aplicações para além daquelas para que foi originalmente projetada. Esta dissertação apresenta um módulo de computação dinamicamente extensível baseado em "chips" SpiNNaker com a finalidade de ultrapassar as limitações supracitadas das máquinas SpiN- Naker atualmente disponíveis. Esta solução consiste numa única placa com um microcontrolador, que emula um "chip" SpiNNaker com uma ligação Ethernet, acessível através de uma porta série e com um "chip" SpiNNaker.
    [Show full text]
  • Automated Analysis of Speculation Windows in Spectre Attacks
    Barbara Gigerl Automated Analysis of Speculation Windows in Spectre Attacks MASTER'S THESIS to achieve the university degree of Diplom-Ingenieurin Master's degree programme: Software Engineering and Management submitted to Graz University of Technology Supervisor: Daniel Gruss Institute for Applied Information Processing and Communication Graz, May 2019 i AFFIDAVIT I declare that I have authored this thesis independently, that I have not used other than the declared sources/resources, and that I have explicitly indicated all material which has been quoted either literally or by content from the sources used. The text document uploaded to TUGRAZonline is identical to the present master's thesis. Date Signature EIDESSTATTLICHE ERKLARUNG¨ Ich erkl¨arean Eides statt, dass ich die vorliegende Arbeit selbstst¨andig verfasst, andere als die angegebenen Quellen/Hilfsmittel nicht benutzt, und die den benutzten Quellen w¨ortlich und inhaltlich entnommenen Stellen als solche kenntlich gemacht habe. Das in TUGRAZonline hochgeladene Textdokument ist mit der vorliegenden Masterarbeit identisch. Datum Unterschrift Abstract Speculative execution is a feature integrated into most modern CPUs. Although intro- duced as a way to enhance the performance of processors, the release of Spectre attacks showed that it is a significant security risk. Since CPUs from various vendors, includ- ing Intel, AMD, ARM, and IBM, implement speculative execution, all different kinds of devices are affected by Spectre attacks, for example, desktop PCs and smartphones. Spectre attacks exploit the branch prediction mechanisms of the CPU and then use a cache covert channel to leak secret data. Several attack variants have been discovered since the release, including Spectre-PHT which targets the Pattern History Table of the CPU.
    [Show full text]
  • NVIDIA CUDA on IBM POWER8: Technical Overview, Software Installation, and Application Development
    Redpaper Dino Quintero Wei Li Wainer dos Santos Moschetta Mauricio Faria de Oliveira Alexander Pozdneev NVIDIA CUDA on IBM POWER8: Technical overview, software installation, and application development Overview The exploitation of general-purpose computing on graphics processing units (GPUs) and modern multi-core processors in a single heterogeneous parallel system has proven highly efficient for running several technical computing workloads. This applied to a wide range of areas such as chemistry, bioinformatics, molecular biology, engineering, and big data analytics. Recently launched, the IBM® Power System S824L comes into play to explore the use of the NVIDIA Tesla K40 GPU, combined with the latest IBM POWER8™ processor, providing a unique technology platform for high performance computing. This IBM Redpaper™ publication discusses the installation of the system, and the development of C/C++ and Java applications using the NVIDIA CUDA platform for IBM POWER8. Note: CUDA stands for Compute Unified Device Architecture. It is a parallel computing platform and programming model created by NVIDIA and implemented by the GPUs that they produce. The following topics are covered: Advantages of NVIDIA on POWER8 The IBM Power Systems S824L server Software stack System monitoring Application development Tuning and debugging Application examples © Copyright IBM Corp. 2015. All rights reserved. ibm.com/redbooks 1 Advantages of NVIDIA on POWER8 The IBM and NVIDIA partnership was announced in November 2013, for the purpose of integrating IBM POWER®-based systems with NVIDIA GPUs, and enablement of GPU-accelerated applications and workloads. The goal is to deliver higher performance and better energy efficiency to companies and data centers. This collaboration produced its initial results in 2014 with: The announcement of the first IBM POWER8 system featuring NVIDIA Tesla GPUs (IBM Power Systems™ S824L).
    [Show full text]
  • Defeating Invisible Enemies:Firmware Based
    Defeating Invisible Enemies: Firmware Based Security in OpenPOWER Systems — Linux Security Summit 2017 — George Wilson IBM Linux Technology Center Linux Security Summit / Defeating Invisible Enemies / September 14, 2017 / © 2017 IBM Corporation Agenda Introduction The Case for Firmware Security What OpenPOWER Is Trusted Computing in OpenPOWER Secure Boot in OpenPOWER Current Status of Work Benefits of Open Source Software Conclusion Linux Security Summit / Defeating Invisible Enemies / September 14, 2017 / © 2017 IBM Corporation 2 Introduction Linux Security Summit / Defeating Invisible Enemies / September 14, 2017 / © 2017 IBM Corporation 3 Disclaimer These slides represent my views, not necessarily IBM’s All design points disclosed herein are subject to finalization and upstream acceptance The features described may not ultimately exist or take the described form in a product Linux Security Summit / Defeating Invisible Enemies / September 14, 2017 / © 2017 IBM Corporation 4 Background The PowerPC CPU has been around since 1990 Introduced in the RS/6000 line Usage presently spans embedded to server IBM PowerPC servers traditionally shipped with the PowerVM hypervisor and ran AIX and, later, Linux in LPARs In 2013, IBM decided to open up the server architecture: OpenPOWER OpenPOWER runs open source firmware and the KVM hypervisor with Linux guests Firmware and software designed and developed by the IBM Linux Technology Center “OpenPOWER needs secure and trusted boot!” Linux Security Summit / Defeating Invisible Enemies / September 14, 2017 / © 2017 IBM Corporation 5 The Case for Firmware Security Linux Security Summit / Defeating Invisible Enemies / September 14, 2017 / © 2017 IBM Corporation 6 Leaks Wikileaks Vault 7 Year 0 Dump NSA ANT Catalog Linux Security Summit / Defeating Invisible Enemies / September 14, 2017 / © 2017 IBM Corporation 7 Industry Surveys UEFI Firmware Rootkits: Myths and Reality – Matrosov Firmware Is the New Black – Analyzing Past Three Years of BIOS/UEFI Security Vulnerabilities – Branco et al.
    [Show full text]
  • Openpower AI CERN V1.Pdf
    Moore’s Law Processor Technology Firmware / OS Linux Accelerator sSoftware OpenStack Storage Network ... Price/Performance POWER8 2000 2020 DRAM Memory Chips Buffer Power8: Up to 12 Cores, up to 96 Threads L1, L2, L3 + L4 Caches Up to 1 TB per socket https://www.ibm.com/blogs/syst Up to 230 GB/s sustained memory ems/power-systems- openpower-enable- bandwidth acceleration/ System System Memory Memory 115 GB/s 115 GB/s POWER8 POWER8 CPU CPU NVLink NVLink 80 GB/s 80 GB/s P100 P100 P100 P100 GPU GPU GPU GPU GPU GPU GPU GPU Memory Memory Memory Memory GPU PCIe CPU 16 GB/s System bottleneck Graphics System Memory Memory IBM aDVantage: data communication and GPU performance POWER8 + 78 ms Tesla P100+NVLink x86 baseD 170 ms GPU system ImageNet / Alexnet: Minibatch size = 128 ADD: Coherent Accelerator Processor Interface (CAPI) FPGA CAPP PCIe POWER8 Processor ...FPGAs, networking, memory... Typical I/O MoDel Flow Copy or Pin MMIO Notify Poll / Int Copy or Unpin Ret. From DD DD Call Acceleration Source Data Accelerator Completion Result Data Completion Flow with a Coherent MoDel ShareD Mem. ShareD Memory Acceleration Notify Accelerator Completion Focus on Enterprise Scale-Up Focus on Scale-Out and Enterprise Future Technology and Performance DriVen Cost and Acceleration DriVen Partner Chip POWER6 Architecture POWER7 Architecture POWER8 Architecture POWER9 Architecture POWER10 POWER8/9 2007 2008 2010 2012 2014 2016 2017 TBD 2018 - 20 2020+ POWER6 POWER6+ POWER7 POWER7+ POWER8 POWER8 P9 SO P9 SU P9 SO 2 cores 2 cores 8 cores 8 cores 12 cores w/ NVLink
    [Show full text]
  • IBM Power Systems Performance Report Apr 13, 2021
    IBM Power Performance Report Power7 to Power10 September 8, 2021 Table of Contents 3 Introduction to Performance of IBM UNIX, IBM i, and Linux Operating System Servers 4 Section 1 – SPEC® CPU Benchmark Performance 4 Section 1a – Linux Multi-user SPEC® CPU2017 Performance (Power10) 4 Section 1b – Linux Multi-user SPEC® CPU2017 Performance (Power9) 4 Section 1c – AIX Multi-user SPEC® CPU2006 Performance (Power7, Power7+, Power8) 5 Section 1d – Linux Multi-user SPEC® CPU2006 Performance (Power7, Power7+, Power8) 6 Section 2 – AIX Multi-user Performance (rPerf) 6 Section 2a – AIX Multi-user Performance (Power8, Power9 and Power10) 9 Section 2b – AIX Multi-user Performance (Power9) in Non-default Processor Power Mode Setting 9 Section 2c – AIX Multi-user Performance (Power7 and Power7+) 13 Section 2d – AIX Capacity Upgrade on Demand Relative Performance Guidelines (Power8) 15 Section 2e – AIX Capacity Upgrade on Demand Relative Performance Guidelines (Power7 and Power7+) 20 Section 3 – CPW Benchmark Performance 19 Section 3a – CPW Benchmark Performance (Power8, Power9 and Power10) 22 Section 3b – CPW Benchmark Performance (Power7 and Power7+) 25 Section 4 – SPECjbb®2015 Benchmark Performance 25 Section 4a – SPECjbb®2015 Benchmark Performance (Power9) 25 Section 4b – SPECjbb®2015 Benchmark Performance (Power8) 25 Section 5 – AIX SAP® Standard Application Benchmark Performance 25 Section 5a – SAP® Sales and Distribution (SD) 2-Tier – AIX (Power7 to Power8) 26 Section 5b – SAP® Sales and Distribution (SD) 2-Tier – Linux on Power (Power7 to Power7+)
    [Show full text]
  • Foundation Overview February 2014
    OpenPOWER Overview May 2015 Keith Brown Director, IBM Systems Technical Strategy & Product Security [email protected] http://openpowerfoundation.org/ © 2015 OpenPOWER Foundation What is the OpenPOWER Ecosystem? Cloud Software Existing ISV community of 800+ Standard Operating Open Environment Source All major Linux distros (System Mgmt) Software Communities Operating Open sourced Power8 System / KVM firmware stack New OSS Firmware OpenPOWER Resources for porting and Firmware Community optimizing on Hardware OpenPOWER OpenPOWERFoundation.org Technology 2 © 2015 OpenPOWER Foundation A Fast Start for OpenPOWER! The year • Collaborative solutions, standards, and reference designs available • Independent members solutions and systems ahead • Sector growth in technical computing and cloud • Global growth with increasing depth in all layers • Broad adoption across hardware, software, and end users 3 © 2015 OpenPOWER Foundation Fueling an Open Development Community 4 © 2015 OpenPOWER Foundation Critical workloads run on Linux on Power Web, Java Apps and Infrastructure Analytics & Research HPC applications for Life Sciences • Highly threaded • Compute intensive • Throughput oriented • High memory bandwidth • Scale out capable • Floating point • High quality of service • High I/O rates Business Applications Database • High quality of service • Handle peak workloads • Scalability • Scalability • Flexible infrastructure • High quality of service • Large memory footprint • Resiliency and security 5 © 2015 OpenPOWER Foundation IBM, Mellanox, and NVIDIA
    [Show full text]
  • Probabilistic Study of End-To-End Constraints in Real-Time Systems Cristian Maxim
    Probabilistic study of end-to-end constraints in real-time systems Cristian Maxim To cite this version: Cristian Maxim. Probabilistic study of end-to-end constraints in real-time systems. Systems and Control [cs.SY]. Université Pierre et Marie Curie - Paris VI, 2017. English. NNT : 2017PA066479. tel-02003251 HAL Id: tel-02003251 https://tel.archives-ouvertes.fr/tel-02003251 Submitted on 1 Feb 2019 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. THESE` DE DOCTORAT DE l'UNIVERSITE´ PIERRE ET MARIE CURIE Sp´ecialit´e Informatique Ecole´ doctorale Informatique, T´el´ecommunications et Electronique´ (Paris) Pr´esent´eepar Cristian MAXIM Pour obtenir le grade de DOCTEUR de l'UNIVERSITE´ PIERRE ET MARIE CURIE Sujet de la th`ese: Etude´ probabiliste des contraintes de bout en bout dans les syst`emestemps r´eel soutenue le 11 dec´embre 2017 devant le jury compos´ede : Mme. Liliana CUCU-GROSJEAN Directeur de th`ese M. Benoit TRIQUET Coordinateur Industriel Mme. Christine ROCHANGE Rapporteur M. Thomas NOLTE Rapporteur Mme. Alix MUNIER Examinateur M. Victor JEGU Examinateur M. George LIMA Examinateur M. Sascha UHRIG Examinateur Contents Table of contents iii 1 Introduction1 1.1 General Introduction...........................1 1.1.1 Embedded systems........................2 1.1.2 Real-time domain........................4 1.1.3 Avionics industry.........................9 1.2 Context.................................
    [Show full text]
  • 佐野正博(2010)「Cpu モジュール単体の性能指標としての Ips 値」2010 年度技術戦略論用資料
    佐野正博(2010)「CPU モジュール単体の性能指標としての IPS 値」2010 年度技術戦略論用資料 CPU モジュール単体の性能指標としての IPS 値 ．．．．．．．．．．．．． ．． CPU モジュール単体の性能を測る指標の一つは、「1秒間に何個の命令(Instructions)を実行可能であるのか」ということ である。そのための基本的単位は IPS(Instructions Per Second)である。代表的な CPU の IPS 値は下表の通りである。 ゲーム専用機用 CPU と PC 用 CPU、ゲーム専用機用 CPU でも据え置き型ゲーム専用機用 CPU と携帯型ゲーム専用 機用 CPU との区別に注意を払って下記の一覧表を見ると、CPU の MIPS 値は当然のことながら年ごとに性能を着実に向 上させていることがわかる。 IPS(Instructions Per Second)値の比較表 —- 年順 (命令実行性能の単位は MIPS、動作周波数の単位は MHz) 命令実行 動作 プロセッサーの名称 年 性能 周波数 Intel 4004 0.09 0.74 1971 Intel 8080 0.64 2 1974 セガ：メガドライブ／Motorola 68000 1 8 1979 Intel 80286 2.66 12 1982 Motorola 68030 11 33 1987 Intel 80386DX 8.5 25 1988 NEC:PC-FX／NEC V810 16 25 1994 Motorola 68040 44 40 1990 Intel 80486DX 54 66 1992 セガ:セガサターン／日立 SH-2 25 28.6 1994 SONY:PS／MIPS R3000A 30 34 1994 任天堂：N64／MIPS R4300 125 93.75 1996 Intel Pentium Pro 541 200 1996 PowerPC G3 525 233 1997 セガ：Dreamcast／日立 SH-4 360 200 1998 Intel Pentium III 1,354 500 1999 SONY:PS2 [Emotion Engine]／MIPS IV(R5900) 435 300 2000 任天堂：GAMECUBE [Gekko]／IBM PowerPC G3 (1) 1,125 485 2001 MICROSOFT:XBOX／Intel Mobile Celeron(Pentium III) 1,985 733 2001 （推定値） 任天堂：ゲームボーイアドバンス／ARM ARM7TDMI 15 16.8 2001 Pentium 4 Extreme Edition 9,726 3,200 2003 任天堂：ニンテンドーDS／ARM ARM946E-S 74.5 67 2004 MICROSOFT:XBOX360 [Xenon]／IBM PowerPC G5 6,400 3,200 2005 任天堂：Wii [BroadWay]／IBM PowerPC G3 2,250 729 2006 SONY:PS3[Cell 内蔵 PPE]／IBM PowerPC G5 10,240 3,200 2006 Intel Core 2 Extreme QX6700 49,161 2,660 2006 [出典]文書末の注で明示したものを除き、"Instructions per second", Wikipedia, http://en.wikipedia.org/wiki/Instructions_per_second, (2008
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Modern Processor Design: Fundamentals of Superscalar
    Fundamentals of Superscalar Processors John Paul Shen Intel Corporation Mikko H. Lipasti University of Wisconsin WAVELAND PRESS, INC. Long Grove, Illinois To Our parents: Paul and Sue Shen Tarja and Simo Lipasti Our spouses: Amy C. Shen Erica Ann Lipasti Our children: Priscilla S. Shen, Rachael S. Shen, and Valentia C. Shen Emma Kristiina Lipasti and Elias Joel Lipasti For information about this book, contact: Waveland Press, Inc. 4180 IL Route 83, Suite 101 Long Grove, IL 60047-9580 (847) 634-0081 info @ waveland.com www.waveland.com Copyright © 2005 by John Paul Shen and Mikko H. Lipasti 2013 reissued by Waveland Press, Inc. 10-digit ISBN 1-4786-0783-1 13-digit ISBN 978-1-4786-0783-0 All rights reserved. No part of this book may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without permission in writing from the publisher. Printed in the United States of America 7 6 5 4 3 2 1 Table of Contents PrefaceAbout the Authors x ix 1 Processor Design 1 1.1 The Evolution of Microprocessors 2 1.21.2.1 Instruction Digital Set Systems Processor Design Design 44 1.2.2 Architecture,Realization Implementation, and 5 1.2.3 Instruction Set Architecture 6 1.2.4 Dynamic-Static Interface 8 1.3 Principles of Processor Performance 10 1.3.1 Processor Performance Equation 10 1.3.2 Processor Performance Optimizations 11 1.3.3 Performance Evaluation Method 13 1.4 Instruction-Level Parallel Processing 16 1.4.1 From Scalar to Superscalar 16 1.4.2 Limits of Instruction-Level Parallelism 24 1.51.4.3 Machines Summary for Instruction-Level
    [Show full text]
  • Linux and Open Source: the View from IBM
    Linux @ IBM Linux and Open Source: The View From IBM Jim Elliott, Advocate, Strategic Growth Businesses IBM Canada Ltd. ibm.com/vm/devpages/jelliott SHARE Session 9200 February 28, 2005 © 2005 IBM Corporation Linux @ IBM Linux and Open Source: The View from IBM Session 9200 Linux and Open Source are game-changing technologies. Jim will provide a review of Linux and Open Source from IBM's point of view covering: – Overview, Value and Marketplace: A brief update on Linux and Open Source and the value to customers – Usage: How Linux and Open Source are being used by customers today and our view of the future – IBM and Open Source: How IBM is using Open Source software internally and IBM involvement in the Open Source community 2 SHARE Session 9200 February 28, 2005 Linux @ IBM Linux Overview, Value, and Marketplace “Linux will do for applications what the Internet did for networks.” Irving Wladawsky-Berger, IBM LinuxWorld, January 2000 SHARE Session 9200 February 28, 2005 © 2005 IBM Corporation Linux @ IBM Advancing Technology What if … ... everything is connected and intelligent? ... networking and transactions are inexpensive? ... computing power is unlimited? Adoption of Processor Storage Bandwidth Number of Interaction open standards speed networked costs devices 4 SHARE Session 9200 February 28, 2005 Linux @ IBM The road to On Demand is via Open Computing Open Source Open Architecture Open Standards 5 SHARE Session 9200 February 28, 2005 Linux @ IBM Open Source Software www.opensource.org What is Open Source? – Community develops, debugs, maintains – “Survival of the fittest” – peer review – Generally high quality, high performance software – Superior security – on par with other UNIXes Why does IBM consider Open Source important? – Can be a major source of innovation – Community approach – Good approach to developing emerging standards – Enterprise customers are asking for it 6 SHARE Session 9200 February 28, 2005 Linux @ IBM Freedom of Choice “Free software is a matter of liberty, not price.
    [Show full text]