DOCSLIB.ORG

Visualdsp++ 4.0 C/C++ Compiler and Library Manual for SHARC Processors CONTENTS

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Visualdsp++ 4.0 C/C++ Compiler and Library Manual for SHARC Processors CONTENTS W4.0 C/C++ Compiler and Library Manual for SHARC® Processors Revision 5.0, January 2005 Part Number 82-001963-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information ©2005 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc. Printed in the USA. Disclaimer Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by impli- cation or otherwise under the patent rights of Analog Devices, Inc. Trademark and Service Mark Notice The Analog Devices logo, the CROSSCORE logo, VisualDSP++, SHARC, and EZ-KIT Lite are registered trademarks of Analog Devices, Inc. All other brand and product names are trademarks or service marks of their respective owners. CONTENTS PREFACE Purpose of This Manual ............................................................... xxxi Intended Audience ....................................................................... xxxi Manual Contents ........................................................................ xxxii What’s New in This Manual ....................................................... xxxiii Technical or Customer Support .................................................. xxxiii Supported Processors .................................................................. xxxiv Product Information .................................................................. xxxiv MyAnalog.com ..................................................................... xxxiv Processor Product Information ............................................... xxxv Related Documents .............................................................. xxxvi Online Technical Documentation ........................................ xxxvii Accessing Documentation From VisualDSP++ ................. xxxvii Accessing Documentation From Windows ...................... xxxviii Accessing Documentation From the Web ........................ xxxviii Printed Manuals ................................................................... xxxix VisualDSP++ Documentation Set ..................................... xxxix Hardware Tools Manuals .................................................. xxxix Processor Manuals ............................................................ xxxix VisualDSP++ 4.0 C/C++ Compiler and Library Manual iii for SHARC Processors CONTENTS Data Sheets ...................................................................... xxxix Notation Conventions ..................................................................... xl COMPILER C/C++ Compiler Overview ........................................................... 1-2 Compiler Command-Line Interface .............................................. 1-4 Running the Compiler ............................................................ 1-5 Specifying Compiler Options in VisualDSP++ ......................... 1-9 Compiler Command-Line Switches ....................................... 1-11 C/C++ Compiler Switch Summaries .................................. 1-11 C/C++ Mode Selection Switch Descriptions ...................... 1-22 -c89 ............................................................................. 1-22 -c++ ............................................................................. 1-22 C/C++ Compiler Common Switch Descriptions ................ 1-23 sourcefile ...................................................................... 1-23 -@ filename .................................................................. 1-23 -A name[tokens] ........................................................... 1-23 -aligned-stack ............................................................... 1-24 -alttok .......................................................................... 1-24 -annotate-loop-instr ...................................................... 1-25 -bss .............................................................................. 1-25 -build-lib ...................................................................... 1-25 -C ................................................................................ 1-25 -c ................................................................................. 1-26 -compatible-pm-dm ...................................................... 1-26 iv VisualDSP++ 4.0 C/C++ Compiler and Library Manual for SHARC Processors CONTENTS -const-read-write ........................................................... 1-26 -Dmacro[=definition] .................................................... 1-26 -debug-types ................................................................. 1-26 -default-linkage[-asm | -C | -C++] .................................. 1-27 -double-size[-32|-64] ..................................................... 1-27 -double-size-any ............................................................ 1-28 -dry .............................................................................. 1-28 -dryrun ......................................................................... 1-28 -E ................................................................................. 1-29 -ED .............................................................................. 1-29 -EE ............................................................................... 1-29 -extra-keywords ............................................................. 1-29 -flags-{asm|compiler|lib|link|mem} switch [,switch2 [,...]] 1-29 -float-to-int ................................................................... 1-30 -force-circbuf ................................................................ 1-30 -fp-associative ............................................................... 1-30 -full-version .................................................................. 1-30 -g .................................................................................. 1-31 -H ................................................................................ 1-31 -HH ............................................................................. 1-31 -h[elp] .......................................................................... 1-32 -I directory [{,|;} directory...] ......................................... 1-32 -I- ................................................................................. 1-32 -i .................................................................................. 1-33 VisualDSP++ 4.0 C/C++ Compiler and Library Manual v for SHARC Processors CONTENTS -include filename .......................................................... 1-33 -ipa .............................................................................. 1-33 -L directory[{;|,}directory…] ......................................... 1-34 -l library ....................................................................... 1-34 -M ............................................................................... 1-35 -MD ............................................................................ 1-35 -MM ............................................................................ 1-35 -Mo _filename_ ............................................................ 1-35 -Mt filename ................................................................ 1-35 -MQ ............................................................................ 1-36 -map filename .............................................................. 1-36 -mem ........................................................................... 1-36 -multiline ..................................................................... 1-36 -no-aligned-stack .......................................................... 1-36 -no-alttok ..................................................................... 1-36 -no-annotate ................................................................. 1-37 -no-annotate-loop-instr ................................................. 1-37 -no-bss ......................................................................... 1-37 -no-builtin ................................................................... 1-37 -no-circbuf ................................................................... 1-38 -no-db .......................................................................... 1-38 -no-defs ........................................................................ 1-38 -no-extra-keywords ....................................................... 1-38 -no-fp-associative .......................................................... 1-38 vi VisualDSP++ 4.0 C/C++ Compiler and Library Manual for SHARC Processors CONTENTS -no-mem ....................................................................... 1-39 -no-multiline ................................................................ 1-39 -no-saturation ............................................................... 1-39 -no-simd ....................................................................... 1-39 -no-std-ass .................................................................... 1-39 -no-std-def .................................................................... 1-40 -no-std-inc .................................................................... 1-40 -no-std-lib ...................................................................
Load more

Recommended publications
  • Programmer's Guide
    Programmer’s Guide Release 2.2.0 January 16, 2016 CONTENTS 1 Introduction 1 1.1 Documentation Roadmap...............................1 1.2 Related Publications..................................2 2 Overview 3 2.1 Development Environment..............................3 2.2 Environment Abstraction Layer............................4 2.3 Core Components...................................4 2.4 Ethernet* Poll Mode Driver Architecture.......................6 2.5 Packet Forwarding Algorithm Support........................6 2.6 librte_net........................................6 3 Environment Abstraction Layer7 3.1 EAL in a Linux-userland Execution Environment..................7 3.2 Memory Segments and Memory Zones (memzone)................ 11 3.3 Multiple pthread.................................... 12 3.4 Malloc.......................................... 14 4 Ring Library 19 4.1 References for Ring Implementation in FreeBSD*................. 20 4.2 Lockless Ring Buffer in Linux*............................ 20 4.3 Additional Features.................................. 20 4.4 Use Cases....................................... 21 4.5 Anatomy of a Ring Buffer............................... 21 4.6 References....................................... 28 5 Mempool Library 31 5.1 Cookies......................................... 31 5.2 Stats.......................................... 31 5.3 Memory Alignment Constraints............................ 31 5.4 Local Cache...................................... 32 5.5 Use Cases....................................... 33 6
    [Show full text]
  • Linux Kernel and Driver Development Training Slides
    Linux Kernel and Driver Development Training Linux Kernel and Driver Development Training © Copyright 2004-2021, Bootlin. Creative Commons BY-SA 3.0 license. Latest update: October 9, 2021. Document updates and sources: https://bootlin.com/doc/training/linux-kernel Corrections, suggestions, contributions and translations are welcome! embedded Linux and kernel engineering Send them to [email protected] - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 1/470 Rights to copy © Copyright 2004-2021, Bootlin License: Creative Commons Attribution - Share Alike 3.0 https://creativecommons.org/licenses/by-sa/3.0/legalcode You are free: I to copy, distribute, display, and perform the work I to make derivative works I to make commercial use of the work Under the following conditions: I Attribution. You must give the original author credit. I Share Alike. If you alter, transform, or build upon this work, you may distribute the resulting work only under a license identical to this one. I For any reuse or distribution, you must make clear to others the license terms of this work. I Any of these conditions can be waived if you get permission from the copyright holder. Your fair use and other rights are in no way affected by the above. Document sources: https://github.com/bootlin/training-materials/ - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 2/470 Hyperlinks in the document There are many hyperlinks in the document I Regular hyperlinks: https://kernel.org/ I Kernel documentation links: dev-tools/kasan I Links to kernel source files and directories: drivers/input/ include/linux/fb.h I Links to the declarations, definitions and instances of kernel symbols (functions, types, data, structures): platform_get_irq() GFP_KERNEL struct file_operations - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 3/470 Company at a glance I Engineering company created in 2004, named ”Free Electrons” until Feb.
    [Show full text]
  • Tricore Architecture Manual for a Detailed Discussion of Instruction Set Encoding and Semantics
    User’s Manual, v2.3, Feb. 2007 TriCore 32-bit Unified Processor Core Embedded Applications Binary Interface (EABI) Microcontrollers Edition 2007-02 Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2007. All Rights Reserved. Legal Disclaimer The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics (“Beschaffenheitsgarantie”). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non- infringement of intellectual property rights of any third party. Information For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com). Warnings Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered. User’s Manual, v2.3, Feb.
    [Show full text]
  • FSS) in Oracle Cloud Infrastructure
    Everyone Loves File: File Storage Service (FSS) in Oracle Cloud Infrastructure Bradley C. Kuszmaul Matteo Frigo Justin Mazzola Paluska Alexander (Sasha) Sandler Oracle Corporation Abstract 100 MB=s of bandwidth and 3000 operations per sec- ond for every terabyte stored. Customers can mount a File Storage Service (FSS) is an elastic filesystem pro- filesystem on an arbitrary number of NFS clients. The vided as a managed NFS service in Oracle Cloud In- size of a file or filesystem is essentially unbounded, lim- frastructure. Using a pipelined Paxos implementation, ited only by the practical concerns that the NFS pro- we implemented a scalable block store that provides lin- tocol cannot cope with files bigger than 16 EiB and earizable multipage limited-size transactions. On top of that we would need to deploy close to a million hosts the block store, we built a scalable B-tree that provides to store multiple exabytes. FSS provides the ability linearizable multikey limited-size transactions. By us- to take a snapshot of a filesystem using copy-on-write ing self-validating B-tree nodes and performing all B- techniques. Creating a filesystem or snapshot is cheap, tree housekeeping operations as separate transactions, so that customers can create thousands of filesystems, each key in a B-tree transaction requires only one page each with thousands of snapshots. The system is robust in the underlying block transaction. The B-tree holds against failures since it synchronously replicates data the filesystem metadata. The filesystem provides snap- and metadata 5-ways using Paxos [44]. shots by using versioned key-value pairs.
    [Show full text]
  • Circ-Tree: a B+-Tree Variant with Circular Design for Persistent Memory
    IEEE TRANASCTIONS ON XXXXXX 1 Circ-Tree: A B+-Tree Variant with Circular Design for Persistent Memory Chundong Wang, Gunavaran Brihadiswarn, Xingbin Jiang, and Sudipta Chattopadhyay Abstract—Several B+-tree variants have been developed to exploit the performance potential of byte-addressable non-volatile memory (NVM). In this paper, we attentively investigate the properties of B+-tree and find that, a conventional B+-tree node is a linear structure in which key-value (KV) pairs are maintained from the zero offset of the node. These pairs are shifted in a unidirectional fashion for insertions and deletions. Inserting and deleting one KV pair may inflict a large amount of write amplifications due to shifting KV pairs. This badly impairs the performance of in-NVM B+-tree. In this paper, we propose a novel circular design for B+-tree. With regard to NVM’s byte-addressability, our Circ-tree design embraces tree nodes in a circular structure without a fixed base address, and bidirectionally shifts KV pairs in a node for insertions and deletions to minimize write amplifications. We have implemented a prototype for Circ-Tree and conducted extensive experiments. Experimental results show that Circ-Tree significantly outperforms two state-of-the-art in-NVM B+-tree variants, i.e., NV-tree and FAST+FAIR, by up to 1.6× and 8.6×, respectively, in terms of write performance. The end-to-end comparison by running YCSB to KV store systems built on NV-tree, FAST+FAIR, and Circ-Tree reveals that Circ-Tree yields up to 29.3% and 47.4% higher write performance, respectively, than NV-tree and FAST+FAIR.
    [Show full text]
  • 15-213 Lectures 22 and 23: Synchronization
    15-213 Lectures 22 and 23: Synchronization Carnegie Mellon Carnegie Mellon Introduction Last Time: Threads Introduction to Computer Systems Concepts 15-213/18-243, fall 2009 Synchronization with Semaphores 23 rd Lecture, Nov 19 Today: Synchronization in Greater Depth Producer Consumer Buffer Pools and Condition Variables Instructors: Message Queues Roger B. Dannenberg and Greg Ganger Message Passing 2 Carnegie Mellon Carnegie Mellon Notifying With Semaphores Producer-Consumer on a Buffer That Holds One Item producer shared consumer /* buf1.c - producer-consumer int main() { thread buffer thread on 1-element buffer */ pthread_t tid_producer; #include “csapp.h” pthread_t tid_consumer; #define NITERS 5 /* initialize the semaphores */ Common synchronization pattern: Sem_init(&shared.empty, 0, 1); Producer waits for slot, inserts item in buffer, and notifies consumer void *producer(void *arg); Sem_init(&shared.full, 0, 0); Consumer waits for item, removes it from buffer, and notifies producer void *consumer(void *arg); /* create threads and wait */ struct { Pthread_create(&tid_producer, NULL, int buf; /* shared var */ producer, NULL); Examples sem_t full; /* sems */ Pthread_create(&tid_consumer, NULL, Multimedia processing: sem_t empty; consumer, NULL); } shared; Pthread_join(tid_producer, NULL); Producer creates MPEG video frames, consumer renders them Pthread_join(tid_consumer, NULL); Event-driven graphical user interfaces Producer detects mouse clicks, mouse movements, and keyboard hits exit(0); and inserts corresponding
    [Show full text]
  • A SRAM-Based Architecture for Trie-Based IP Lookup Using FPGA
    16th International Symposium on Field-Programmable Custom Computing Machines A SRAM-based Architecture for Trie-based IP Lookup Using FPGA Hoang Le, Weirong Jiang, Viktor K. Prasanna Ming Hsieh Department of Electrical Engineering University of Southern California Los Angeles, CA 90089, USA {hoangle, weirongj, prasanna}@usc.edu Abstract Most hardware-based solutions for high speed packet forwarding in routers fall into two main catego- Internet Protocol (IP) lookup in routers can be ries: ternary content addressable memory (TCAM)- implemented by some form of tree traversal. Pipelining based and dynamic/static random access memory can dramatically improve the search throughput. How- (DRAM/SRAM)-based solutions. Although TCAM- ever, it results in unbalanced memory allocation over based engines can retrieve results in just one clock the pipeline stages. This has been identified as a major cycle, their throughput is limited by the relatively low challenge for pipelined solutions. In this paper, an IP speed of TCAMs. They are expensive and offer little lookup rate of 325 MLPS (millions lookups per second) flexibility to adapt to new addressing and routing pro- is achieved using a novel SRAM-based bidirectional tocols [3]. As shown in Table 1, SRAMs outperform optimized linear pipeline architecture on Field Pro- TCAMs with respect to speed, density, and power con- grammable Gate Array, named BiOLP, for tree-based sumption. search engines in IP routers. BiOLP can also achieve a Table 1: Comparison of TCAM and SRAM technologies perfectly balanced memory distribution over the pipe- line stages. Moreover, by employing caching to exploit TCAM SRAM the Internet traffic locality, BiOLP can achieve a high (18Mb chip) (18Mb chip) throughput of up to 1.3 GLPS (billion lookups per Maximum clock rate (MHz) 266 [4] 400 [5], [6] second).
    [Show full text]
  • Eodbox Documentation Release 1.0
    EODBox Documentation Release 1.0 Bailey Winter, Jason Gallant May 26, 2016 Contents 1 How Does It Work?? 3 1.1 Utilizing Programmable Real-Time Units (PRUs)............................3 1.2 Device Details and Specifications....................................4 1.3 Run Modes and Data Storage......................................8 2 How Do I Make My Own?? 11 2.1 Getting Started.............................................. 11 2.2 Modifying the BeagleBone for Communication............................. 12 2.3 External Storage............................................. 12 2.4 Modifying the PRU Memory....................................... 14 2.5 Enable the Real-Time Clock....................................... 15 3 Indices and tables 17 i ii EODBox Documentation, Release 1.0 Weakly electric fish are capable of both emitting and detecting electric signals called electric organ discharges (EODs). Current methods of recording EODs use multiple pieces of equipment that are fragile, expensive and inconvenient to transport, and rely on commercial software to record and analyze data. The goal of this project was to create a low cost and portable alternative to current research equipment. We created a device that we beleive circumvents these limitations, based the BeagleBone Black Rev C (BBB). The BBB uses a Texas Instruments AM335x 1GHz ARM© Cortex-A8, a reduced instruction set computing microprocessor that is capable of running two billion instructions per second. This is powerful processor for its size and is capable of running a full operating system. Our goal was to create a device with a user interface that allows for an adjustable, high- speed sampling rate, a designated run time, adjustable gain, flexible storage, and two ‘run modes’: a raw data recording a mode where EODs are automatically extracted.
    [Show full text]
  • Chapter 7: Queues and Deques
    Chapter 7: Queues and Deques After the stack, the next simplest data abstraction is the queue. As with the stack, the queue can be visualized with many examples you are already familiar with from everyday life. A simple illustration is a line of people waiting to enter a theater. The fundamental property of the queue is that items are inserted at one end (the rear of the line) and removed from the other (the door to the theater). This means that the order that items are removed matches the order that they are inserted. Just as a stack was described as a LIFO (last-in, first-out) container, this means a queue can be described as FIFO (first in, first out). A variation is termed the deque, pronounced “deck”, which stands for double-ended queue. In a deque values can be inserted at either the front or the back, and similarly the deck allows values to be removed from either the front or the back. A collection of peas in a straw is a useful mental image. (Or, to update the visual image, a series of tapioca buds in a bubble-tea straw). Queues and deques are used in a number of ways in computer applications. A printer, for example, can only print one job at a time. During the time it is printing there may be many different requests for other output to be printed. To handle these the printer will maintain a queue of pending print tasks. Since you want the results to be produced in the order that they are received, a queue is the appropriate data structure.
    [Show full text]
  • Algorithms and Data Structures for the Modelling of Dynamical Systems by Means of Stochastic Finite Automata
    R . Logozar Algoritmi i podatkovne strukture za modeliranje dinamičkih sustava s pomoću stohastičkih konačnih automata ISSN 1330-3651 UDC/UDK 519.713:004.383 ALGORITHMS AND DATA STRUCTURES FOR THE MODELLING OF DYNAMICAL SYSTEMS BY MEANS OF STOCHASTIC FINITE AUTOMATA Robert Logozar Original scientific paper We elaborate on the design and time-space complexity of data structures and several original algorithms that resulted from the DSA program – a tool that simulates dynamical systems and produces their stochastic finite automata models according to the theory of -machines. An efficient batch iteration algorithm generates the system points and their binary symbols, and stores them in circular buffers realized asclass member arrays. The words extracted from the time series are fed into a dynamically created binary tree of selected height. The tree is then searched for morphologically and stochastically unique subtrees or morphs, by aid of an algorithm that compares (sub)trees by their topology and the descendant nodes' conditional probabilities. The theoretical analysis of algorithms is corroborated by their execution time measurements. The paper exemplifies how an implementation of a scientific modelling tool like the DSA, generates a range of specific algorithmic solutions that can possibly find their broader use. Keywords: algorithms, data structures, time-space complexity, dynamical systems, stochastic finite automata Algoritmi i podatkovne strukture za modeliranje dinamičkih sustava s pomoću stohastičkih konačnih automata Izvorni znanstveni članak Razmatramo dizajn i vremensko-prostornu kompleksnost podatkovnih struktura i originalnih algoritama proisteklih iz DSA programa – alata za modeliranje dinamičkih sustava s pomoću stohastičkih konačnih automata prema teoriji -strojeva . Učinkovita grupna iteracija generira točke sust ava i njihove binarne simbole, te ih pohranjuje ukružne spremnike realizirane s pomoću klasnih članskih poredaka .
    [Show full text]
  • Load-Balancing Succinct B Trees
    Load-Balancing Succinct B Trees Tomohiro I Dominik K¨oppl Abstract We propose a B tree representation storing n keys, each of k bits, in either (a) nk + O(nk= lg n) bits or (b) nk + O(nk lg lg n= lg n) bits of space supporting all B tree operations in either (a) O(lg n) time or (b) O(lg n= lg lg n) time, respectively. We can augment each node with an aggregate value such as the minimum value within its subtree, and maintain these aggregate values within the same space and time complexities. Finally, we give the sparse suffix tree as an application, and present a linear-time algorithm computing the sparse longest common prefix array from the suffix AVL tree of Irving et al. [JDA'2003]. 1 Introduction A B tree [2] is the most ubiquitous data structure found for relational databases and is, like the balanced binary search tree in the pointer machine model, the most basic search data structure in the external memory model. A lot of research has already been dedicated for solving various problems with B trees, and various variants of the B tree have already been proposed (cf. [16] for a survey). Here, we study a space-efficient variant of the B tree in the word RAM model under the context of a dynamic predecessor data structure, which provides the following methods: predecessor(K) returns the predecessor of a given key K (or K itself if it is already stored); insert(K) inserts the key K; and delete(K) deletes the key K.
    [Show full text]
  • Circ-Tree: a B+-Tree Variant with Circular Design for Persistent Memory
    IEEE TRANSACTIONS ON COMPUTERS 1 Circ-Tree: A B+-Tree Variant with Circular Design for Persistent Memory Chundong Wang, Gunavaran Brihadiswarn, Xingbin Jiang, and Sudipta Chattopadhyay Abstract—Several B+-tree variants have been developed to exploit the byte-addressable non-volatile memory (NVM). We attentively investigate the properties of B+-tree and find that, a conventional B+-tree node is a linear structure in which key-value (KV) pairs are maintained from the zero offset of a node. These KV pairs are shifted in a unidirectional fashion for insertions and deletions. Inserting and deleting one KV pair may inflict a large amount of write amplifications due to shifting existing KV pairs. This badly impairs the performance of in-NVM B+-tree. In this paper, we propose a novel circular design for B+-tree. With regard to NVM’s byte-addressability, our Circ-Tree embraces tree nodes in a circular structure without a fixed base address, and bidirectionally shifts KV pairs for insertions and deletions to minimize write amplifications. We have implemented a prototype for Circ-Tree and conducted extensive experiments. Experimental results show that Circ-Tree significantly outperforms two state-of-the-art in-NVM B+-tree variants, i.e., NV-tree and FAST+FAIR, by up to 1.6× and 8.6×, respectively, in terms of write performance. The end-to-end comparison by running YCSB to KV stores built on NV-tree, FAST+FAIR, and Circ-Tree reveals that Circ-Tree yields up to 29.3% and 47.4% higher write performance, respectively, than NV-tree and FAST+FAIR.
    [Show full text]