DOCSLIB.ORG

Vmware Technical Journal

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Vmware Technical Journal VOL. 1, NO. 2–DECEMBER 2012 VMWARE TECHNICAL JOURNAL Editors: Steve Muir, Rita Tavilla VMWARE VMWARE TECHNICAL JOURNAL SPECIAL THANKS TABLE OF CONTENTS Pat Gelsinger 1 Introduction Chief Executive Officer Pat Gelsinger, CEO Terry Anderson 2 VMware Collaborations Vice President of Global Corporate Communications VMLab: Infrastructure to Support Desktop Virtualization Experiments for Research and Education Alex Garthwaite Prasad Calyam, Alex Berryman, Albert Lai, Matthew Honigford Rean Griffith vQuery: A Platform for Connecting Configuration and Performance Margaret Lowe Ilari Shafer, Snorri Gylfason, Gregory R. Ganger Elastic Resource Allocation in Datacenters: Gremlins in the Management Plane Mukil Kesavan, Ada Gavrilovska, Karsten Schwan 3 VMware Intern Projects Toward a Paravirtual vRDMA Device for VMware ESXi Guests Questions and comments can be sent to [email protected] Adit Ranadive, Bhavesh Davda Intrusion Detection Using VProbes Alex Dehnert Design and Implementation of a Cloud Tenant UI Louis Weitzman, Alister Lewis-Bowen, Elizabeth Li, Jason Fedor 4 VMware Engineering FrobOS is turning 10: What can you learn from a 10 year old? Stuart Easson Storage DRS: Automated Management of Storage Devices In a Virtualized Datacenter Sachin Manpathak, Ajay Gulati, Mustafa Uysal A Social Media Approach to Virtualization Management VOL. 1, NO. 2 2012 1, NO. VOL. Ravi Soundararajan, Emre Celebi, Lawrence Spracklen, Harish Muppalla, Vikram Makhija VMware View® Planner: Measuring True Virtual Desktop Experience at Scale VMware, Inc. 3401 Hillview Avenue Palo Alto CA 94304 USA Tel 877-486-9273 Fax 650-427-5001 www.vmware.com Banit Agrawal, Rishi Bidarkar, Sunil Satnur, Tariq Magdon-Ismail, Lawrence Spracklen, Uday Kurkure, Vikram Makhija Copyright © 2012 VMware, Inc. All rights reserved. This product is protected by U.S. and international copyright and intellectual property laws. VMware products are covered by one or more patents listed at http://www.vmware.com/go/patents. VMware is a registered trademark or trademark of VMware, Inc. in the United States and/or other jurisdictions. All other marks and names mentioned herein may be trademarks of their respective companies. Item No: VMW-TJ-VMWARE-TECH-JOURNAL-VOL1-NO2-USLET-110-cover vSOM: A Framework for Virtual Machine-centric Analysis of End-to-End Storage IO Operations Sandeep Uttamchandani, Wenhua Liu, Samdeep Nayak VMware Sponsored Academic Research Awards Request for Proposal (RFP) Theme: Storage in support of Software Defined Datacenters (SDDC) VMware Academic Program VMware® invites university-affiliated researchers worldwide to submit proposals for funding in the general area of The VMware Academic Program advances the company’s strategic objectives Storage in support of an SDDC. Our research interests in the field of Storage for SDDC are broad, including but through collaborative research and other initiatives. The Program works in close not limited to the following topics: partnerships with both the R&D and University Relations teams to engage with the global academic community. • End-to-end application policy-based management and automation • Storage QoS enforcement A number of research programs operated by VMAP provide academic partners • Integrated resource management for storage, networking, and computation with opportunities to connect with VMware. These include: • Storage services, e.g. compression, de-duplication • Annual Request for Proposals (see front cover pre-announcement), providing • Securing Storage in Multi-Tenant environments funding for a number of academic projects in a particular area of interest. • Programming models for Non-Volatile Memory • Conference Sponsorship, supporting participation of VMware staff in academic • Alternatives to Block IO interfaces conferences and providing financial support for conferences across a wide variety • Shared Nothing Storage Architectures of technical domains. • Storage for hybrid clouds (public/private) • Graduate Fellowships, recognizing outstanding PhD students conducting • Emerging storage workloads and applications research that addresses long-term technical challenges. • Energy-efficient storage design • VMAP Research Symposium, an opportunity for the academic community to • Large-scale testing of distributed storage learn more about VMware’s R&D activities and existing collaborative projects. • Scale-out file systems We also support a number of technology initiatives. The VMAP licensing program • NoSQL storage architectures (http://vmware.com/go/vmap) provides higher education institutions around the • Cloud storage for mobile use cases world with access to key VMware products. Our cloud technology enables the Initial submissions should be extended abstracts, up to two pages long, describing the research project for which Next-Generation Education Environment (NEE, http://labs.vmware.com/nee/) to funding is requested and must include articulation of its relevance to VMware. After a first review phase we will deliver virtual environments for educational use. New online education providers, create a shortlist of proposals that have been selected for further consideration, and invite authors to submit such as EdX, use VMware solutions to deliver a uniform learning environment on detailed proposals, including details of milestones, budget, personnel, etc. Initial funding of up to $150,000 multiple platforms. will be for a period of one year, with options to review and recommit to funding subsequently. 2013 Key Dates Visit http://labs.vmware.com/ to learn more about the VMware Academic Program. • March 13 — Two page extended abstracts due • April 5 — Notification of interest from VMware • May 1 — Full proposals due • May 27 — Announcement of final acceptance of proposals Please contact Rita Tavilla, Research Program Manager ([email protected]) with any questions. All submissions should be sent to [email protected]. It’s my pleasure to introduce the second volume of the VMware Technical Journal. As VMware CEO and throughout my career I have emphasized the importance of engagement between industry and academia as an integral part of the “golden triangle” of innovation—organic innovation within dynamic companies alongside innovative research developments with universities and the passion of start-up environments. This volume of the Journal highlights how VMware taps into this approach, with many voices coming together to demonstrate the relationship between our academic research collaboration, internship programs and organic R&D efforts. The journal begins with perspectives shared by collaborators at Georgia Institute of Technology, Carnegie Mellon University and Ohio State University. Their contributions highlight research projects supported by VMware through a combination of financial sponsorship, software donations and participation by our engineers. VMware-sponsored projects such as these span multiple focus areas, such as cluster scheduling, performance monitoring and security in cloud and virtualized environments. We continue to identify new research opportunities, and our next RFP scheduled for Spring 2013 will provide a great opportunity for a number of researchers to begin new collaborative projects. We then feature three papers written by past interns, describing the breadth of projects undertaken by these students while at VMware. Our internship program is a highly structured opportunity for outstanding students to work on a specially defined project, which often leads to significant output such as a research publication or product enhancement. The program fosters long-term relationships, with many interns participating in multiple internships and frequently joining VMware upon graduation. Our PhD interns often integrate their summer projects into their PhD relationships, which in turn contribute to our ongoing academic partnerships—an example of the golden triangle at work! We close this edition with contributions from a number of VMware engineers. These perspectives share how innovation occurs in R&D, whether providing a historical perspective on a key component of VMware’s development infrastructure - FrobOS - or describing a new idea for leveraging social networking to efficiently manage large datacenters. Many of our engineers act as mentors to interns and also participate in research partnerships, thus reinforcing the relationship between every aspect of innovation. We hope you enjoy this edition as much as we’ve enjoyed the collaboration and impact highlighted in the stories we share with you here. We welcome your comments and ideas for future articles— keep the input and innovation coming! Pat Gelsinger CEO, VMware 1 VMLab: Infrastructure to Support Desktop Virtualization Experiments for Research and Education Prasad Calyam Alex Berryman Albert Lai Matthew Honigford The Ohio State University The Ohio State University The Ohio State University VMware, Inc. [email protected] [email protected] [email protected] [email protected] Abstract I. Motivation and Significance In terms of convenience and cost-savings, user communities have Today, common user applications such as email, photos, videos, benefited from transitioning to virtual desktop clouds (VDCs) that and file storage are supported at Internet-scale by cloud platforms, are accessible via thin-clients, moving away from dedicated hardware including HP Cloud Assure, Google Mail, and Amazon S3. Even and software in “traditional desktops”. Allocating and managing VDC academia increasingly is adopting cloud infrastructures and resources in
Load more

Recommended publications
  • Interrupts and Exceptions CPU Modes and Address Spaces Dual-Mode Of
    CPU Modes and Address Spaces There are two processor (CPU) modes of operation: • Kernel (Supervisor) Mode and • User Mode The processor is in Kernel Mode when CPU mode bit in Status Interrupts and Exceptions register is set to zero. The processor enters Kernel Mode at power-up, or as result of an interrupt, exception, or error. The processor leaves Kernel Mode and enters User Mode when the CPU mode bit is set to one (by some instruction). Memory address space is divided in two ranges (simplified): • User address space – addresses in the range [0 – 7FFFFFFF16] Studying Assignment: A.7 • Kernel address space Reading Assignment: 3.1-3.2, A.10 – addresses in the range [8000000016 – FFFFFFFF16] g. babic Presentation B 28 g. babic 29 Dual-Mode of CPU Operation MIPS Privilege Instructions • CPU mode bit indicates the current CPU mode: 0 (=kernel) With CPU in User Mode, the program in execution has access or 1 (=user). only to the CPU and FPU registers, while when CPU operates • When an interrupt occurs, CPU hardware switches to the in Kernel Mode, the program has access to the full capabilities kernel mode. of processor including CP0 registers. • Switching to user mode (from kernel mode) done by setting CPU mode bit (by an instruction). Privileged instructions can not be executed when the Exception/Interrupt processor is in User mode, they can be executed only when the processor is in Kernel mode. kernel user Examples of MIPS privileged instructions: Set user mode • any instruction that accesses Kernel address space • all instructions that access any of CP0 registers, e.g.
    [Show full text]
  • RTA-OSEK Binding Manual: TMS470/TI
    RTA-OSEK Binding Manual: TMS470/TI Contact Details ETAS Group www.etasgroup.com Germany USA ETAS GmbH ETAS Inc. Borsigstraße 14 3021 Miller Road 70469 Stuttgart Ann Arbor, MI 48103 Tel.:+49 (711) 8 96 61-102 Tel.: +1 (888) ETAS INC Fax:+49 (711) 8 96 61-106 Fax: +1 (734) 997-94 49 www.etas.de www.etasinc.com Japan France ETAS K.K. ETAS S.A.S. Queen's Tower C-17F, 1, place des États-Unis 2-3-5, Minatomirai, Nishi-ku, SILIC 307 Yokohama, Kanagawa 94588 Rungis Cedex 220-6217 Japan Tel.: +33 (1) 56 70 00 50 Tel.: +81 (45) 222-0900 Fax: +33 (1) 56 70 00 51 Fax: +81 (45) 222-0956 www.etas.fr www.etas.co.jp Korea Great Britain ETAS Korea Co. Ltd. ETAS UK Ltd. 4F, 705 Bldg. 70-5 Studio 3, Waterside Court Yangjae-dong, Seocho-gu Third Avenue, Centrum 100 Seoul 137-889, Korea Burton-upon-Trent Tel.: +82 (2) 57 47-016 Staffordshire DE14 2WQ Fax: +82 (2) 57 47-120 Tel.: +44 (0) 1283 - 54 65 12 www.etas.co.kr Fax: +44 (0) 1283 - 54 87 67 www.etas-uk.net Copyright Notice © 2001 - 2007 LiveDevices Ltd. All rights reserved. Version: M00088-001 No part of this document may be reproduced without the prior written consent of LiveDevices Ltd. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license. Disclaimer The information in this document is subject to change without notice and does not represent a commitment on any part of LiveDevices.
    [Show full text]
  • Bringing Virtualization to the X86 Architecture with the Original Vmware Workstation
    12 Bringing Virtualization to the x86 Architecture with the Original VMware Workstation EDOUARD BUGNION, Stanford University SCOTT DEVINE, VMware Inc. MENDEL ROSENBLUM, Stanford University JEREMY SUGERMAN, Talaria Technologies, Inc. EDWARD Y. WANG, Cumulus Networks, Inc. This article describes the historical context, technical challenges, and main implementation techniques used by VMware Workstation to bring virtualization to the x86 architecture in 1999. Although virtual machine monitors (VMMs) had been around for decades, they were traditionally designed as part of monolithic, single-vendor architectures with explicit support for virtualization. In contrast, the x86 architecture lacked virtualization support, and the industry around it had disaggregated into an ecosystem, with different ven- dors controlling the computers, CPUs, peripherals, operating systems, and applications, none of them asking for virtualization. We chose to build our solution independently of these vendors. As a result, VMware Workstation had to deal with new challenges associated with (i) the lack of virtual- ization support in the x86 architecture, (ii) the daunting complexity of the architecture itself, (iii) the need to support a broad combination of peripherals, and (iv) the need to offer a simple user experience within existing environments. These new challenges led us to a novel combination of well-known virtualization techniques, techniques from other domains, and new techniques. VMware Workstation combined a hosted architecture with a VMM. The hosted architecture enabled a simple user experience and offered broad hardware compatibility. Rather than exposing I/O diversity to the virtual machines, VMware Workstation also relied on software emulation of I/O devices. The VMM combined a trap-and-emulate direct execution engine with a system-level dynamic binary translator to ef- ficiently virtualize the x86 architecture and support most commodity operating systems.
    [Show full text]
  • AMD APP SDK V2.9.1
    AMD APP SDK v2.9.1 FAQ 1 General Questions 1. Do I need to use additional software with the SDK? To run an OpenCL™ application, you must have an OpenCL™ runtime on your system. If your system includes a recent AMD discrete GPU, or an APU, you also should install the latest Catalyst™ drivers, which can be downloaded from AMD.com. Information on supported devices can be found at developer.amd.com/appsdk. If your system does not include a recent AMD discrete GPU, or APU, the SDK installs a CPU-only OpenCL™ run-time. Also, we recommend using the debugging profiling and analysis tools contained in the AMD CodeXL heterogeneous compute tools suite. 2. Which versions of the OpenCL™ standard does this SDK support? AMD APP SDK 2.9.1 supports the development of applications using the OpenCL™ Specification v 1.2. 3. Will applications developed to execute on OpenCL™ 1.1 still operate in an OpenCL™ 1.2 environment? OpenCL™ is designed to be backwards compatible. The OpenCL™ 1.2 run-time delivered with the AMD Catalyst drivers run any OpenCL™ 1.1-compliant application. However, an OpenCL™ 1.2-compliant application will not execute on an OpenCL™ 1.1 run-time if APIs only supported by OpenCL™ 1.2 are used. 4. Does AMD provide any additional OpenCL™ samples, other than those contained within the SDK? The most recent versions of all of the samples contained within the SDK are also available for individual download from the developer.amd.com/appsdk “Samples & Demos” page. This page also contains additional samples that either were too large to include in the SDK, or which have been developed since the most recent SDK release.
    [Show full text]
  • Operating Systems
    Operating Systems − they will be added as we go • you can also use slides from previous years Petr Ročkai − they are already in study materials − but: not everything is covered in those These are draft (work in progress) lecture notes for PB152. It is expected to be gradually ��illed in, hopefully before the semester You are reading the lecture notes for the course PB152 Operating ends. For now, it is mostly a printable version of the slides. Systems. This is a supplementary resource based on the lecture Organisation slides, but with additional details that would not it into the slide format. These lecture notes should be self-contained in the sense • lectures, with an optional seminar that they only rely on knowledge you have from other courses, • written exam at the end like PB150 Computer Systems (or PB151) or PB071 Principles of − multiple choice Low-Level programming. Likewise, being familiar with the topics − free-form questions covered in these lecture notes is suficient to pass the exam. • 1 online test mid-term, 1 before exam − mainly training for the exam proper Books The written exam will consist of two parts, a multiple-choice test • there are a few good OS books (with exactly one correct answer on each question) and a free- • you are encouraged to get and read them form question. Additionally, you will be required to pass a mid- term test with the same pool of multiple-choice questions. The • A. Tanenbaum: Modern Operating Systems question pool is known in advance: both the entire mid-term and • A.
    [Show full text]
  • Kguard: Lightweight Kernel Protection Against Return-To-User Attacks
    kGuard: Lightweight Kernel Protection against Return-to-user Attacks VasileiosP.Kemerlis GeorgiosPortokalidis AngelosD.Keromytis Network Security Lab Department of Computer Science Columbia University, New York, NY, USA {vpk, porto, angelos}@cs.columbia.edu Abstract Such return-to-user (ret2usr) attacks have affected all major OSs, including Windows [60], Linux [16, 18], Return-to-user (ret2usr) attacks exploit the operating sys- and FreeBSD [19, 59, 61], while they are not limited to tem kernel, enabling local users to hijack privileged ex- x86 systems [23], but have also targeted the ARM [30], ecution paths and execute arbitrary code with elevated DEC [31], and PowerPC [25] architectures. privileges. Current defenses have proven to be inade- There are numerous reasons to why attacks against the quate, as they have been repeatedly circumvented, in- kernel are becoming more common. First and foremost, cur considerable overhead, or rely on extended hypervi- processes running with administrative privileges have be- sors and special hardware features. We present kGuard, come harder to exploit due to the various defense mech- a compiler plugin that augments the kernel with com- anisms adopted by modern OSs [34,52]. Second, NULL pact inline guards, which prevent ret2usr with low per- pointer dereference errors had not received significant at- formance and space overhead. kGuard can be used with tention, until recently, exactly because they were thought any operating system that features a weak separation be- impractical and too difficult to exploit. In fact, 2009 has tween kernel and user space, requires no modifications been proclaimed, by some security researchers, as “the to the OS, and is applicable to both 32- and 64-bit ar- year of the kernel NULL pointer dereference flaw”[15].
    [Show full text]
  • Vsphere Virtual Machine Administration
    vSphere Virtual Machine Administration 02 APR 2020 VMware vSphere 7.0 VMware ESXi 7.0 vCenter Server 7.0 vSphere Virtual Machine Administration You can find the most up-to-date technical documentation on the VMware website at: https://docs.vmware.com/ VMware, Inc. 3401 Hillview Ave. Palo Alto, CA 94304 www.vmware.com © Copyright 2009-2020 VMware, Inc. All rights reserved. Copyright and trademark information. VMware, Inc. 2 Contents About vSphere Virtual Machine Administration 10 1 Updated Information 11 2 Introduction to VMware vSphere Virtual Machines 12 Virtual Machine Files 12 Virtual Machines and the Virtual Infrastructure 13 Virtual Machine Lifecycle 14 Virtual Machine Components 14 Virtual Machine Hardware Available to vSphere Virtual Machines 16 Virtual Machine Options 18 The vSphere Client 19 Where to Go From Here 20 3 Deploying Virtual Machines 21 Create a Virtual Machine with the New Virtual Machine Wizard 22 Clone a Virtual Machine to a Template 25 Deploy a Virtual Machine from a Template 28 Clone an Existing Virtual Machine 32 Cloning a Virtual Machine with Instant Clone 37 Clone a Template to a Template 37 Convert a Template to a Virtual Machine 40 4 Deploying OVF and OVA Templates 42 OVF and OVA File Formats and Templates 42 Deploy an OVF or OVA Template 43 Export an OVF Template 45 Browse VMware Virtual Appliance Marketplace 46 5 Using Content Libraries 47 Hierarchical Inheritance of Permissions for Content Libraries 48 Content Library Administrator Role 50 Create a Library 50 Edit a Content Library 52 Configure Advanced Content Library Settings 54 Managing a Publisher Local Library 55 Create a Subscription for a Local Library 57 Publish the Contents of a Library to a Subscriber 58 VMware, Inc.
    [Show full text]
  • CIS 3207 - Operating Systems CPU Mode
    CIS 3207 - Operating Systems CPU Mode Professor Qiang Zeng Spring 2018 CPU Modes • Two common modes – Kernel mode • The CPU has to be in this mode to execute the kernel code – User mode • The CPU has to be in this mode to execute the user code CIS 3207 – Operating Systems 2 Important questions • How are CPU modes implemented? • Why are CPU modes needed? • Difference between Kernel mode and User mode • How are system calls implemented? • Advanced topic: Virtualization CIS 3207 – Operating Systems 3 How CPU Modes are implemented • Implemented through protection rings – A modern CPU typical provides different protection rings, which represent different privilege levels • A ring with a lower number has higher privileges – Introduced by Multics in 60’s – E.g., an X86 CPU usually provides four rings, and a Linux/Unix/Windows OS uses Ring 0 for the kernel mode and Ring 3 for the user mode CIS 3207 – Operating Systems 4 Why are Protection Rings needed? • Fault isolation: a fault (e.g., divided by 0) in the code running in a less-privileged ring can be captured and handled by code in a more-privileged ring • Privileged instructions: certain instructions can only be issued in a privileged ring; thus an OS can implement resource management and isolation here • Privileged memory space: certain memory can only be accessed in a privileged ring All these are demonstrated in the difference between the kernel mode and the user mode CIS 3207 – Operating Systems 5 Kernel Mode vs. User Mode? • A fault in the user space (e.g., divided by zero, invalid access,
    [Show full text]
  • PIC32 Family Reference Manual
    Section 2. CPU for Devices with M4K® Core HIGHLIGHTS This section of the manual contains the following topics: 2 CPU for Devices 2.1 Introduction................................................................................................................2-2 with M4K 2.2 Architecture Overview ............................................................................................... 2-3 2.3 PIC32 CPU Details .................................................................................................... 2-6 2.4 Special Considerations When Writing to CP0 Registers ......................................... 2-11 2.5 Architecture Release 2 Details ................................................................................ 2-12 ® Core 2.6 Split CPU bus .......................................................................................................... 2-12 2.7 Internal System Busses........................................................................................... 2-13 2.8 Set/Clear/Invert........................................................................................................ 2-13 2.9 ALU Status Bits........................................................................................................ 2-14 2.10 Interrupt and Exception Mechanism ........................................................................ 2-14 2.11 Programming Model ................................................................................................ 2-14 2.12 Coprocessor 0 (CP0) Registers..............................................................................
    [Show full text]
  • Processes and Threads
    Processes and Threads Yücel Saygın |These slides are based on your text book and on the slides prepared by Andrew S. Tanenbaum 1 Sequential Computation • Algorithm: collection of instructions along with their sequential order of execution – Algorithm is the basis for sequential execution – Has one entry point and instructions are executed in sequence with branches and loops until termination • Source program: algorithm encoded in a programming language (Java, C, C++) • Computer systems have tools that can convert a source program into a binary program (object code, executable) • Binary program can be executed directly by the computer 2 Sequential Computation • OS procedure calls are used inside the binary code to interact with the OS: for using I/O devices and to terminate execution. • Programmers write their code with the assumption that it will be executed in sequential fashion • But OS may interleave the execution of multiple programs 3 Process • Process is a program in execution • It includes – Program itself – Data – resources (such as files) – Execution info (process relation information kept by OS) 4 Processor’s Point of View Program Counter Main Memory 5 CPU //Assembly language that does a = b + c load R3, b // Copy the value of b from memory to R3 load R4, c // Copy the value for c from memory to R4 Add R3, R4 // sum placed in R3 Store R3, a // store the sum into memory cell a 3046 0100101111…10 3050 Fetch Unit PC 3054 3054 Decode Unit 3058 IR Load R4, c Exec Unit Main Memory 6 CPU • Registers hold key variables and temporary
    [Show full text]
  • Operating Systems
    Operating-System Services and Structure Operating Systems P. Healy CS1-08 Computer Science Bldg. tel: 202727 [email protected] Autumn 2020–2021 P. Healy (University of Limerick) CS4023 Autumn 2020–2021 1 / 22 Operating-System Services and Structure Outline 1 Operating-System Services and Structure OS Services: Assistance to the User OS Services: Efficient Operation OS Operations P. Healy (University of Limerick) CS4023 Autumn 2020–2021 2 / 22 OS Services: Assistance to the User Operating-System Services and Structure OS Services: Efficient Operation OS Operations Operating System Definition Intermediary between a user of a computer and the computer hardware Control program Controls execution of programs to prevent errors and improper use of the computer Resource allocator Manages all resources Decides between for efficient and fair resource use P. Healy (University of Limerick) CS4023 Autumn 2020–2021 3 / 22 OS Services: Assistance to the User Operating-System Services and Structure OS Services: Efficient Operation OS Operations Operating System Design Design and Implementation of OS not “solvable”, but some approaches have proven successful Internal structure of different Operating Systems can vary widely Affected by choice of hardware, type of system User goals and System goals User goals: operating system should be , easy to learn, reliable, System goals: operating system should be easy to design, implement, and maintain, as well as flexible, reliable, error-free, and efficient P. Healy (University of Limerick) CS4023 Autumn 2020–2021 4 / 22 OS Services: Assistance to the User Operating-System Services and Structure OS Services: Efficient Operation OS Operations A View of Operating System Services P.
    [Show full text]
  • C Process Api
    TCSS 422 A – Spring 2018 4/3/2018 Institute of Technology TCSS 422: OPERATING SYSTEMS OBJECTIVES Assignment 0 – Introduction to Linux Three Easy Pieces Active Reading Quiz – Chapter 7 Process API, Feedback from 3/28 Limited Direct Execution, Scheduling Introduction Processes – Ch. 4 C Linux Process API – Ch. 5 Wes J. Lloyd Limited Direct Execution – Ch. 6 Institute of Technology . Virtualizing the CPU University of Washington - Tacoma Introduction to Scheduling – Ch. 7 Multi-level Feedback Queue Scheduler – Ch. 8 TCSS422: Operating Systems [Spring 2018] TCSS422: Operating Systems [Spring 2018] April 2, 2018 April 2, 2018 L3.2 Institute of Technology, University of Washington - Tacoma Institute of Technology, University of Washington - Tacoma VIRTUAL MACHINE SURVEY SELECTED FEEDBACK FROM 3/28 Please complete the Virtual Machine Survey is wanting What is context switching? an Institute of Technology hosted Ubuntu 16.04 VM Most bash scripts I have seen begin with #!/bin/bash https://goo.gl/forms/w9VWqkX756yXBUBt1 . You did not include this in your sample, yet it still worked. Why did it work? and/or why is this usually included if it is Submitting results today… not needed? What is fork used for? Such as in real-world applications? What is CPU virtualization? TCSS422: Operating Systems [Spring 2018] TCSS422: Operating Systems [Spring 2018] April 2, 2018 L3.3 April 2, 2018 L3.4 Institute of Technology, University of Washington - Tacoma Institute of Technology, University of Washington - Tacoma FEEDBACK - 2 How do you schedule processes manualy? . Check out the “nice” command . Does this command, schedule processes? CHAPTER 5: . Why? Why not? C PROCESS API What’s an example of a process state that’s blocked? TCSS422: Operating Systems [Spring 2018] TCSS422: Operating Systems [Spring 2018] April 2, 2018 L3.5 April 2, 2018 Institute of Technology, University of Washington - Tacoma Institute of Technology, University of Washington - Tacoma L3.6 Slides by Wes J.
    [Show full text]