SOMNIUM® DRT Benchmarks Whitepaper DRT 4.0 Release : March 2017

Total Page:16

File Type:pdf, Size:1020Kb

SOMNIUM® DRT Benchmarks Whitepaper DRT 4.0 Release : March 2017 SOMNIUM® DRT Benchmarks Whitepaper DRT 4.0 release : March 2017 www.somniumtech.com SOMNIUM® DRT is a complete C/C++ embedded software Microchip SAM examples Atmel START was used to create an "empty" C program including Atmel Software Framework development environment which supports ARM® Cortex® M (ASF) routines to configure the on-chip PLL to highest devices from leading semiconductor vendors. possible frequency on a SAMD21 device (32KByte ROM, Vendor Family Cortex 4KByte RAM). IAR Embedded Workbench uses less memory than vanilla GNU tools from Atmel Studio, DRT Microchip SAM M0+, M3, M4 does even better and uses the smallest amount of ROM. Kinetis M0+, M4 NXP ROM RAM LPC M0, M0+, M3, M4 DRT is smaller DRT is smaller KBytes KBytes (% and bytes) (% and bytes) STMicroelectronics STM32 M0, M0+, M3, M4 DRT 1.5 n/a n/a 8.7 n/a n/a Other software vendors use adjectives. SOMNIUM use Atmel STUDIO 1.8 24.1% 360 8.7 0.0% 0 facts. This whitepaper compares benchmarking results for IAR 1.5 2.4% 36 8.6 -0.4% -32 SOMNIUM DRT against other toolchain products to demonstrate that DRT builds the smallest, fastest most energy efficient code with no source code changes required. NXP Kinetis examples We used NXP's Kinetis SDK v2 (now No defeat devices! Unlike many well known software renamed as MCUXpresso SDK) tools to create an "empty" C vendors, SOMNIUM play fair and do not put “benchmark program (including use of Kinetis SDK v2 routines to enable special” features in our products to change their behavior in the on-chip PLL) for a KL25Z device. DRT saves a significant the presence of known tests. We don't alter the benchmark amount of ROM compared to both vanilla GNU tools and source code, and we always use the same tool options to get IAR tools. an honest and fair comparison. Kinetis Cortex M0+ KSDK v2 example (KL25Z) Small memory footprint for C execution ROM RAM DRT uses a highly tuned and specifically configured C DRT is smaller DRT is smaller KBytes KBytes runtime library with a reduced memory footprint: (% and bytes) (% and bytes) Over 100% smaller ROM usage than GNU Newlib. DRT 3.7 n/a n/a 2.5 n/a n/a Smaller ROM usage than GNU Newlib Nano. KDS 3 6.7 79.8% 3056 2.5 0.0% 0 Around 100% smaller statically allocated RAM overhead IAR 5.5 48.4% 1852 2.1 -16.4% -420 than GNU Newlib Nano and GNU Newlib. Before KSDK v2 (now renamed MCUXpresso SDK), NXP's Unlike vanilla GNU Newlib Nano, memory is statically software enablement strategy was focussed on using the allocated (where possible) and so RAM usage is easily CMSIS-Core standard to enable the on-chip PLL before predicted by build time pass/fail. calling main(). We used CMSIS-Core GNU sources for an Vastly smaller ROM and RAM usage than NXP RedLib. "empty C" program to compare tools. Once again DRT uses Similar/smaller ROM usage to IAR. the smallest amount of ROM and RAM. These savings are Full support for C++ exception handling within the small very significant on small memory devices such as the KL memory footprint library. series (starting at 8K ROM, 1K RAM). A simple “empty” C program was used to show the minimum Kinetis Cortex CMSIS-Core M4 example (K64F) ROM/RAM requirement to establish a C environment: ROM RAM int main (int argc, char *argv[]) { DRT is smaller DRT is smaller KBytes KBytes while (1) {} return 0; (% and bytes) (% and bytes) } DRT 0.7 n/a n/a 0.3 n/a n/a KDS 3 Nano 2.5 250% 1840 0.6 101% 292 These memory savings made by DRT can have huge practical impact on the usability of small memory KDS3 Newlib 4.0 454% 3340 1.5 439% 1264 devices. DRT can save development time (by allowing CW10.6 Nano 2.6 264% 1940 0.6 103% 296 software development in C rather than ARM assembly CW10.6 Newlib 4.6 545% 4008 1.5 439% 1264 language), and increase the potential to use smaller CW10.6 EWL 4.9 583% 4292 4.1 1344% 3872 memory (and lower cost, lower energy) devices. TrueSTUDIO 0.9 22% 160 1.0 268% 772 SOMNIUM and the SOMNIUM logo are registered trademarks of SOMNIUM® Technologies Limited 2016 - 2017 SOMNIUM® Technologies Limited All other product or service names are the property of their respected owners. SOMNIUM-MS-0049 v5.0b SOMNIUM® DRT Benchmarks Whitepaper Kinetis Cortex M0+ CMSIS-Core example (KL46Z) STMicroelectronics Cortex M4 example (STM32F446RE) ROM RAM ROM RAM DRT is smaller DRT is smaller DRT is smaller DRT is smaller KBytes KBytes KBytes KBytes (% and bytes) (% and bytes) (% and bytes) (% and bytes) DRT 0.6 n/a n/a 0.3 n/a n/a DRT 3.3 n/a n/a 1.5 n/a n/a KDS3 Nano 2.4 317% 1852 0.6 101% 292 SW4STM32 3.4 3% 104 1.5 0% 4 KDS3 Newlib 3.9 590% 3448 1.5 439% 1264 TrueSTUDIO 3.4 2% 76 1.5 0% 0 CW10.6 Nano 2.5 334% 1948 0.6 103% 296 IAR 3.5 6% 204 1.5 -2% -36 CW10.6 Newlib 4.5 686% 4008 1.5 439% 1264 We also tried creating an empty project using each IDE's CW10.6 EWL 5.0 784% 4576 4.1 1340% 3860 NPW and compared results. DRT's memory savings have a TrueSTUDIO 0.6 -3% -20 0.3 1% 4 significant impact on the use of small memory STM32 devices, especially compared to SW4STM32. NXP LPC examples NXP's LPCXpresso did not provide a standalone tool to create LPC projects (like Kinetis Expert) so STM32F0 : Cortex M0+ we took a the LPCOpen "periph_blink" demo and removed ROM RAM the body code from main(). DRT is smaller DRT is smaller KBytes KBytes (% and bytes) (% and bytes) DRT leaves more space for your application by making significant memory savings on small memory devices DRT 0.5 n/a n/a 0.1 n/a n/a such as the LPC8xx series (starting at 4K ROM, 1K RAM). SW4STM32 0.7 42% 200 0.0 -71% -96 TrueSTUDIO 0.5 17% 80 0.2 21% 28 LPC Cortex M0+ example (LPC824) STM32F4 : Cortex M4 ROM RAM ROM RAM DRT is smaller DRT is smaller KBytes KBytes DRT is smaller DRT is smaller (% and bytes) (% and bytes) KBytes KBytes DRT 2.9 n/a n/a 0.0 n/a n/a (% and bytes) (% and bytes) DRT 0.7 n/a n/a 0.1 n/a n/a LPCX Nano 3.6 24% 720 0.1 1600% 128 LPCX RedLib 4.8 64% 1924 0.5 5800% 464 SW4STM32 0.7 0% 0 0.0 -71% -96 TrueSTUDIO 3.2 9% 284 0.0 0% 0 TrueSTUDIO 0.9 36% 244 0.0 -74% -100 LPC Cortex M4 example (LPC54114) Industry standard benchmarks ROM RAM SOMNIUM are members of the EEMBC® Automotive DRT is smaller DRT is smaller Subcommittee and use their industry standard benchmarks. KBytes KBytes (% and bytes) (% and bytes) We believe that in order to be useful, benchmarks should DRT 4.1 n/a n/a 0.0 n/a n/a show 3 dimensions - not just performance, but memory size and energy. It's easy to obtain higher performance by LPCX Nano 4.5 9% 364 0.0 0% 0 unrolling, inlining and LPCX RedLib 5.8 40% 1712 0.3 2800% 336 specializing functions to the TrueSTUDIO LPC54114 not supported in TrueSTUDIO extreme, but real world systems are memory limited STMicroelectronics STM32 examples so this approach makes little We used STM32CubeMX to create an "empty C" program sense if you want to get an using the HAL to enable clocks and PLL, perform default accurate understanding of real initialization of GPIO, etc. DRT's savings are significant on world behaviour. We always low-memory devices such as the STM32L0 (8K ROM). measure both memory size, performance and where STMicroelectronics Cortex M0+ example (STM32L011D3) possible we measure energy, ROM RAM measured to the uJ using the high accuracy EEMBC DRT is smaller DRT is smaller EnergyMonitor™ (due to its 29mA current limitation we KBytes KBytes (% and bytes) (% and bytes) couldn't use it to perform measurements on all devices). DRT 2.7 n/a n/a 1.5 n/a n/a CoreMark™ is used to demonstrate the usable performance SW4STM32 3.0 13% 348 1.5 0% 4 of a processor system running typical algorithms including TrueSTUDIO 3.0 12% 316 1.5 0% 0 list processing (to stress test data accesses), matrix manipulation (to stress test and mathematical operations, IAR 2.7 1% 16 1.5 -2% -36 and state machines (to stress test complex control flows). SOMNIUM and the SOMNIUM logo are registered trademarks of SOMNIUM® Technologies Limited 2016 - 2017 SOMNIUM® Technologies Limited All other product or service names are the property of their respected owners. SOMNIUM-MS-0049 v5.0b SOMNIUM® DRT Benchmarks Whitepaper Microchip SAM results KV10 devices use an M0+ processor and have high performance memory systems, with a 16-entry, 4-way set We compare DRT to the vanilla GNU tools from Atmel Studio associated flash cache. Even with this high performance and Atollic TrueSTUDIO's recent vanilla GNU tools. hardware, DRT significantly improves KV10 performance DRT didn't affect RAM usage, but always generated the and energy whilst reducing codesize. smallest code and the fastest and lowest energy results.
Recommended publications
  • NXP Powerpoint Template Confidential 16:9 Widescreen
    NXP MCU PRODUCT UPDATE & ROADMAP Q4 2016 NXP’S MCU POWERHOUSE PORTFOLIO 1 PUBLIC USE NXP Microcontrollers Business Line Why Customers Choose Us Applications • Comprehensive portfolio supporting the diverse IoT landscape Wearable / Healthcare • Fitness & Wireless Healthcare • Extensive software and development environment • Diabetes & Cardiac Care • Diagnostics & therapy • Industry leading customer support, quality, and longevity Home & Building Automation • Broad ecosystem of partners enabling system solutions • Smart meters & grid • Integrated wireless connectivity solutions • Ease of use solutions tailored for mass market • Home energy control Smart Accessories • Game controllers and consoles Example Customers • Wearable computing • eReaders, tablets, portable navigation Vehicle Networking & Information • Infotainment, software define radio • Navigation systems, E-call Home Appliances • Energy efficient refrigerators, dishwashers • Human-machine interface • Connected appliances Industrial Controls & Factory Automation • Machine-to-machine • Motor control Products • Industrial networking Kinetis & LPC 32-bit i.MX ARM® Applications 2 ARMPUBLIC® Microcontrollers USE Processors NXP MCUs - Powerhouse Portfolio ARM Expertise Broadest licensee of ARM cores in industry Most scalable portfolio with Expansive Portfolio optimized performance and capabilities Development Tools Best-in-class hardware platforms and software solutions Ecosystem Leadership Industry leading partnerships for innovation and differentiation Experienced global support team
    [Show full text]
  • Schedule 14A Employee Slides Supertex Sunnyvale
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 SCHEDULE 14A Proxy Statement Pursuant to Section 14(a) of the Securities Exchange Act of 1934 Filed by the Registrant Filed by a Party other than the Registrant Check the appropriate box: Preliminary Proxy Statement Confidential, for Use of the Commission Only (as permitted by Rule 14a-6(e)(2)) Definitive Proxy Statement Definitive Additional Materials Soliciting Material Pursuant to §240.14a-12 Supertex, Inc. (Name of Registrant as Specified In Its Charter) Microchip Technology Incorporated (Name of Person(s) Filing Proxy Statement, if other than the Registrant) Payment of Filing Fee (Check the appropriate box): No fee required. Fee computed on table below per Exchange Act Rules 14a-6(i)(1) and 0-11. (1) Title of each class of securities to which transaction applies: (2) Aggregate number of securities to which transaction applies: (3) Per unit price or other underlying value of transaction computed pursuant to Exchange Act Rule 0-11 (set forth the amount on which the filing fee is calculated and state how it was determined): (4) Proposed maximum aggregate value of transaction: (5) Total fee paid: Fee paid previously with preliminary materials. Check box if any part of the fee is offset as provided by Exchange Act Rule 0-11(a)(2) and identify the filing for which the offsetting fee was paid previously. Identify the previous filing by registration statement number, or the Form or Schedule and the date of its filing. (1) Amount Previously Paid: (2) Form, Schedule or Registration Statement No.: (3) Filing Party: (4) Date Filed: Filed by Microchip Technology Incorporated Pursuant to Rule 14a-12 of the Securities Exchange Act of 1934 Subject Company: Supertex, Inc.
    [Show full text]
  • Lpc43s6x Product Data Sheet
    LPC43S6x 32-bit ARM Cortex-M4/M0 MCU; up to 1 MB flash and 154 kB SRAM; Ethernet, two High-speed USB, LCD, EMC, AES engine Rev. 1.3 — 13 January 2020 Product data sheet 1. General description The LPC43S6x are ARM Cortex-M4 based microcontrollers for embedded applications which include an ARM Cortex-M0 coprocessor and an ARM Cortex-M0 subsystem for managing peripherals, up to 1 MB of flash and 154 kB of on-chip SRAM, 16 kB of EEPROM memory, a quad SPI Flash Interface (SPIFI), advanced configurable peripherals such as the SCTimer/PWM and the Serial General Purpose I/O (SGPIO) interface, security features with AES engine, two High-speed USB controllers, Ethernet, LCD, an external memory controller, and multiple digital and analog peripherals. The LPC43S6x operate at CPU frequencies of up to 204 MHz. The ARM Cortex-M4 is a 32-bit core that offers system enhancements such as low power consumption, enhanced debug features, and a high level of support block integration. The ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals, and includes an internal prefetch unit that supports speculative branching. The ARM Cortex-M4 supports single-cycle digital signal processing and SIMD instructions. A hardware floating-point processor is integrated into the core. The LPC43S6x include an application ARM Cortex-M0 coprocessor and a second ARM Cortex-M0 subsystem for managing the SGPIO and SPI peripherals.The ARM Cortex-M0 coprocessor is an energy-efficient and easy-to-use 32-bit core which is upward code- and tool-compatible with the Cortex-M4 core.
    [Show full text]
  • 1. Software Development Tools for ARM Cortex-M Processor Based Devices
    1. Software Development Tools for ARM Cortex-M Processor Based Devices Qty : 01 License : Node-Locked Specifications : Sr. Specifications Compliance No. 1 Integrated Development Environment (IDE) with C/C++ Compiler, Linker, Debugger, Run-time libraries, Utilities, CMSIS Tools for ARM Cortex M Series Microcontrollers. 2 Debugger with Simulator : Source level debugger with Single Step, Break Point, JTAG/SWD and ETM Target system support 3 IDE EDITOR with Project Management Support and Dynamic Syntax Checking and Highlighting Syntax. 4 Target File Format : Tool must be capable of generating the Target File Format of executable in BIN or HEX Format. 5 Integrated Analysis Tools must be capable of Analysis of Code and Execution Time, Code and Data Trace. Complete Code Coverage information for program execution with Execution Profiler and Performance Analyzer for analyzing and optimizing your code. 6 Capable of creating the Run -Time Environment for the selected target device. 7 Device Support and Database : Should have Integrated Database to support various devices available in the market. Especially support for ARM Cortex M0/M0+/M1, ARM CORTEX M3/M4/M7, ARM Cortex M23/M33 from various vendors like NXP LPC series, STM32 Series, TI etc. 8 There must be Provision of Incorporating New Cortex -M Series Devises . IDE must be capable to pre-configure the development tools for the selected target device. 9 Software Packs with ready -to -use CMSIS : The tools should provide extensive support for Cortex Microcontroller Software Interface Standard 1/5 (CMSIS) with features of collecting libraries, source modules, configuration and header files and documentation. Generic software pack to support a wide range of devices and applications.
    [Show full text]
  • A Programmer's Gift: J-Link Flash Breakpoints Are Available
    SEGGER Microcontroller – Solutions for embedded systems A Programmer's Gift: J-Link Flash Breakpoints are available for free for use with NXP’s LPC family of ARM microcontrollers Hilden, Germany – December 11th, 2009 – SEGGER Microcontroller and NXP Semiconductors agreed to provide J-Link's Flash Breakpoint option for free to NXP LPC1000 Cortex-M, LPC2000 ARM7 and ARM9 MCUs users. The Flash Breakpoints can be used with GDB, IAR, KEIL and any RDI-compliant debugger. This option allows the user to set an unlimited number of breakpoints in the device internal flash memory. Debugging limitations given by the number of hardware breakpoints (2 on ARM7/9, 4 on Cortex-M0 and typically 6 on Cortex- M3) are completely removed. The J-Link uses a RAM code which is specifically designed for the purpose of setting and removing breakpoints in flash. The software uses a mix of hardware and software breakpoints to optimize the number of memory write operations. A cache for the flash contents minimizes the time needed for a write operation when setting or removing a breakpoint. With the addition of instruction set simulation the actual memory access operations are reduced significantly. This presents a flash debugging environment which is virtually the same as that when debugging in RAM. “Flash breakpoints significantly improve the debugging experience for any developer on flash based microcontrollers by adding unlimited breakpoints. With instruction set simulation we offer a solution unrivaled in the market to speed up the execution of the debugged code and increase the lifetime of flash memory,” says Dirk Akemann, marketing manager of SEGGER.
    [Show full text]
  • Nxp Microcontrollers Overview
    NXP MICROCONTROLLERS OVERVIEW JAMES HUANG REGIONAL MARKETING, BL MICR GREATER CHINA MAY 2017 NXPCOMPANY Semiconductors CONFIDENTIAL NXP MICROCONTROLLERS A New Position of Strength #1 Communications Processors #1 Broad-Based MCUs #1 Secure Identification #1 Automotive #1 RF Power Transistors #1 Small Signal Discretes ~45,000 Employees 11,000+ Engineers 35+ Countries 9,000+ Patents 1 EXTERNAL USE MICR BL Why Customers Choose Us Applications • Comprehensive portfolio supporting the diverse IoT landscape Wearable / Healthcare • Health / Fitness & Wireless Healthcare • Extensive software and development environment • Diabetes & Cardiac Care • Diagnostics & therapy • Industry leading customer support, quality, and longevity Smart Home • Broad ecosystem of partners enabling system solutions • Smart meters & grid • Integrated wireless connectivity solutions • Ease of use solutions tailored for mass market • Home energy control Smart Accessories • Game controllers and consoles Example Customers • Wearable computing • eReaders, tablets, portable navigation Vehicle Networking & Information • Infotainment, software define radio • Navigation systems, E-call Home Appliances • Energy efficient refrigerators, dishwashers • Human-machine interface • Connected appliances Factory Automation & Drives • Machine-to-machine • Motor control Products • Industrial networking Kinetis & LPC 32-bit i.MX ARM® Applications 2 ARMEXTERNAL® Microcontrollers USE Processors Scalable ARM based Processors and Controllers CPU Core i.MX Application Processors For advanced efficient
    [Show full text]
  • Portable ISP Programmer for Field-Service and Production Applications
    Supporting FLASH microcontrollers Portable ISP Programmer for Field-Service and Production applications ARM Devices Supported... The EPSILON5-MK4(ARM) programmer being used in Standalone Mode STM32 F1 STM32 F2 STM32 F4 STM32 L1 Mainstream MCUs High-performance MCUs High-performance MCUs Ultra-low-power MCUs The EPSILON5-MK4(ARM) is a high-speed portable programmer with DSP and FPU designed for field-service and production In-System Programming Support coming soon for... (ISP) applications. It supports programming of many popular ARM FLASH microcontroller devices via the ARM JTAG Debug Interface. The programmer is capable of operating in ‘Standalone Mode’ (without PC) ZERO TINY GECKO Cortex-M0+ Zero Gecko Cortex-M3 Tiny Gecko Cortex-M3 Gecko Cortex® - M0+ Cortex® - M3 Cortex® - M3 allowing an operator to program a single project only. For field / production Microcontroller Microcontroller Microcontroller LEOPARD GIANT WONDER Cortex-M3 Leopard Gecko Cortex-M4 Giant Gecko Cortex-M3 Wonder Gecko Cortex® - M3 Cortex® - M4 Cortex® - M3 applications the unit is designed to operate in ‘Standalone Mode’. A Microcontroller Microcontroller Microcontroller ‘Standalone Programming Project’ can be recalled from the on-board non-volatile FLASH memory and programmed into a Target System by pressing a single key. All the popular ARM ISP connection headers are catered for. ● STM32 F0 STM32 F3 STM32 W Portable In-System (ISP) Programmer Entry level MCUs Mixed-signal MCUs Wireless MCUs, ● Ideal for Field-service or low-volume Production programming with
    [Show full text]
  • Mcuxpresso IDE User Guide Rev
    MCUXpresso IDE User Guide Rev. 10.3.0 — 19 February, 2019 User guide NXP Semiconductors MCUXpresso IDE User Guide 19 February, 2019 Copyright © 2018 NXP Semiconductors All rights reserved. MCUXpresso IDE User Guide - All information provided in this document is subject to legal disclaimers © 2018 NXP Semiconductors. All rights reserved. User Guide Rev. 10.3.0 — 19 February, 2019 ii NXP Semiconductors MCUXpresso IDE User Guide 1. Introduction to MCUXpresso IDE .................................................................................. 1 1.1. MCUXpresso IDE Overview of Features ............................................................. 1 1.1.1. Summary of Features ............................................................................. 2 1.1.2. Supported Debug Probes ........................................................................ 3 1.1.3. Development Boards .............................................................................. 4 2. New Features in MCUXpresso IDE 10.3.0 ..................................................................... 8 2.1. New Features introduced in MCUXpresso IDE version 10.2.0 ............................... 9 3. IDE Overview ............................................................................................................ 11 3.1. Documentation and Help ................................................................................. 11 3.2. Workspaces .................................................................................................... 12 3.3. Perspectives
    [Show full text]
  • J-Link / J-Trace User Guide (UM08001)
    J-Link / J-Trace User Guide Software Version V5.10 Manual Rev. 0 Date: November 27, 2015 Document: UM08001 A product of SEGGER Microcontroller GmbH & Co. KG www.segger.com 2 Disclaimer Specifications written in this document are believed to be accurate, but are not guar- anteed to be entirely free of error. The information in this manual is subject to change for functional or performance improvements without notice. Please make sure your manual is the latest edition. While the information herein is assumed to be accurate, SEGGER Microcontroller GmbH & Co. KG (the manufacturer) assumes no responsibility for any errors or omissions. The manufacturer makes and you receive no warranties or conditions, express, implied, statutory or in any communication with you. The manufacturer specifically disclaims any implied warranty of merchantability or fitness for a particular purpose. Copyright notice You may not extract portions of this manual or modify the PDF file in any way without the prior written permission of the manufacturer. The software described in this doc- ument is furnished under a license and may only be used or copied in accordance with the terms of such a license. © 2015 SEGGER Microcontroller GmbH & Co. KG, Hilden / Germany Trademarks Names mentioned in this manual may be trademarks of their respective companies. Brand and product names are trademarks or registered trademarks of their respec- tive holders. Contact address SEGGER Microcontroller GmbH & Co. KG In den Weiden 11 D-40721 Hilden Germany Tel.+49 2103-2878-0 Fax.+49 2103-2878-28 Email: [email protected] Internet: http://www.segger.com Revisions This manual describes the J-Link and J-Trace device.
    [Show full text]
  • 2019 Embedded Markets Study Integrating Iot and Advanced Technology Designs, Application Development & Processing Environments March 2019
    2019 Embedded Markets Study Integrating IoT and Advanced Technology Designs, Application Development & Processing Environments March 2019 Presented By: © 2019 AspenCore All Rights Reserved 2 Preliminary Comments • Results: Data from this study is highly projectable at 95% confidence with +/-3.15% confidence interval. Other consistencies with data from previous versions of this study also support a high level of confidence that the data reflects accurately the EETimes and Embedded.com audience’s usage of advance technologies, software and hardware development tools, chips, operating systems, FPGA vendors, and the entire ecosystem of their embedded development work environment and projects with which they are engaged. • Historical: The EETimes/Embedded.com Embedded Markets Study was last conducted in 2017. This report often compares results for 2019 to 2017 and in some cases to 2015 and earlier. This study was first fielded over 20 years ago and has seen vast changes in technology evolution over that period of time. • Consistently High Confidence: Remarkable consistency over the years has monitored both fast and slow moving market changes. A few surprises are shown this year as well, but overall trends are largely confirmed. • New Technologies and IoT: Emerging markets and technologies are also tracked in this study. New data regarding IoT and advanced technologies (IIoT, embedded vision, embedded speech, VR, AR, machine learning, AI and other cognitive capabilities) are all included. 3 Purpose and Methodology • Purpose: To profile the findings of the 2019 Embedded Markets Study comprehensive survey of the embedded systems markets worldwide. Findings include technology used, all aspects of the embedded development process, IoT, emerging technologies, tools used, work environment, applications developed for, methods/ processes, operating systems used, reasons for using chips and technology, and brands and specific chips being considered by embedded developers.
    [Show full text]
  • NXP LPC Microcontrollers
    NXP LPC microcontrollers Innovation at your fingertips NXP LPC microcontrollers Maximize your design potential. Minimize your design effort. NXP’s LPC microcontrollers are changing the landscape for embedded applications. Equipped with award-winning innovations — in connectivity, design flexibility, integration, packaging, performance, power consumption, security, ease of use, and more — LPC microcontrollers let you maximize the potential of any embedded application. Today’s LPC portfolio, which is divided into five categories and includes more than 325 ARM®-based devices, continues to expand and break new ground. Whether you’re looking for a cost-effective upgrade for an existing 8/16-bit design or you’re working on a high-end system that needs maximum speed or computational performance, the LPC portfolio has exactly what you need. LPC portfolio overview Flashless 1 MB LPC Command 768 KB 512 KB LPC ConnectTurbo 256 KB 128 KB 64 KB FLASH 32 KB LPC Connect LPC ConnectPlus 16 KB 8 KB LPC Go 4 KB 8 16 20 24 33 48 64 80 100 144 180 208 256 296 PINS 2 Unmatched functionality Every NXP LPC microcontroller builds on our well-established, long-term strategic relationship with ARM. We have early access to next-generation IP, so you can be sure you’re always working with the latest technologies, and we pack our devices with features you simply won’t find anywhere else. We use the same building blocks in many of our MCUs, and offer pin- and software-compatible options across product families and across cores. That means you have the freedom to add or subtract features, without having to migrate to a new architecture, and you have a flexible way to support your entire product line — now and in the future.
    [Show full text]
  • NXP Security MCU Application Overview ARM Cortex M Solutions
    NXP Security MCU Application Overview ARM Cortex M Solutions May 2017 COMPANY CONFIDENTIAL Agenda • NXP MCU Overview • Enabling Secure Designs • PIN Entry Device • POS Solution - SLN-POS-RDR • Software Architecture • IDE & Debug 2. A NEW POSITION OF STRENGTH #1 Communications Processors #1 Broad-Based MCUs #1 Secure Identification #1 Automotive #1 RF Power Transistors #1 Small Signal Discretes ~45,000 Employees 11,000+ Engineers 35+ Countries 9,000+ Patents 3 NXP MCUs - Powerhouse Portfolio ARM Expertise Broadest licensee of ARM cores in industry Most scalable portfolio with Expansive Portfolio optimized performance and capabilities Development Tools Best-in-class hardware platforms and software solutions Ecosystem Leadership Industry leading partnerships for innovation and differentiation Experienced global support team and professional services to Customer Centric accelerate time-to-market 4 MICR BL Why Customers Choose Us Applications Wearable / Healthcare • Comprehensive portfolio supporting the diverse IoT landscape • Health / Fitness & Wireless Healthcare • Diabetes & Cardiac Care • Extensive software and development environment • Diagnostics & therapy • Industry leading customer support, quality, and longevity Smart Home • Smart meters & grid • Broad ecosystem of partners enabling system solutions • Integrated wireless connectivity solutions • Home energy control • Ease of use solutions tailored for mass market Smart Accessories • Game controllers and consoles Example Customers • Wearable computing • eReaders, tablets, portable
    [Show full text]