DOCSLIB.ORG

Intel® 80219 General Purpose PCI Processor Based on Intel Xscale® Microarchitecture Adds Performance and Feature Integration at a Low Cost

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Intel® 80219 General Purpose PCI Processor Based on Intel Xscale® Microarchitecture Adds Performance and Feature Integration at a Low Cost Product Brief Intel® 80219 General Purpose PCI Processor Based on Intel XScale® Microarchitecture Adds Performance and Feature Integration at a Low Cost Product Highlights I 32-bit high-performance CPU (400, 600 MHz) based upon Intel XScale® microarchitecture I Integrated 64-bit PCI/PCI-X interface (PCI 2.2, PCI-X 1.0a), 32-bit PCI supported I 200 MHz DDR SDRAM with ECC with support for up to 1 GB of 64-bit memory (32-bit mode supported) I Intel® Superpipelined RISC Technology (7-stage integer, 8-stage memory) Single-Chip General Purpose I 32 KB data cache, 32 KB instruction cache PCI Processor Based on ® I 2 KB mini-data cache Intel XScale Technology I ARM* Version 5TE compliant Intel® 80219 General Purpose PCI Processor I Programmable speed 32-bit local bus with Intel XScale microarchitecture is a single- (33, 66, or 100 MHz)/Flash I/F chip solution that opens the door to cost-sensitive, I 200 MHz internal bus delivers high-performance embedded application use. ~1.6 GB/s bandwidth The 64-bit PCI-X interface is one of several I 2-channel DMA controller (1024-byte registers) enticing features. The 80219 processor’s 64-bit I 2 I2C ports PCI-X interface is fully backward compatible to I Watchdog timer, 2 programmable timers PCI 2.2 standards enabling easy interface to (Auto-reload, programmed duration, lower-cost PCI components today, and the PCI-X selectable prescaling) 1.0a compatibility makes it simple to upgrade to I 4096-byte ATU buffers PCI-X in the future. The internal bus operates at I 8 general-purpose I/O pins, 4 SDRAM 200 MHz delivering internal bandwidth of up to output clocks 1.6 GB/s. The 80219 also features a 200 MHz I Performance Monitoring Unit DDR SDRAM controller with ECC. The 32-bit I Supports extended hot temp (0˚ to +85˚C) local bus makes it simpler to develop embedded I 544 LPBGA (35mm x 35mm) applications requiring a connection to non-PCI peripheral components. Product Brief Intel® 80219 General Purpose PCI Processor Based on Intel XScale® Microarchitecture The 80219 is a highly integrated chip with the high The 80219 has additional features that accelerate performance and bandwidth necessary to serve I/O throughput. A 2-channel DMA controller facilitates a wide range of embedded applications such as increased PCI-to-memory throughput and memory-to- industrial controllers, low-end networking, set top memory throughput. 4 KB ATU buffers and a messaging boxes, compact PCI, digital surveillance security, vision unit help maximize PCI-to-core communication. inspection equipment, personal storage appliances, The 80219 features a small 544 LPBGA (35mm) control plane processing, Voice over Internet Protocol package. Additional integration includes 8 GPIO (VoIP) blades and devices, print imaging devices, and pins, 4 SDRAM output clocks, enhanced interrupt a host of other applications requiring high performance processing, a Watchdog timer, and 2 programmable and low power in a tightly integrated environment. timers. This integration reduces chip count, saves board space, and simplifies designs. The 80219 is Product Overview code compatible with the 80200 processor and other The 80219 General Purpose PCI Processor introduces Intel XScale technology-based processors simplifying a powerful combination of integrated features. It is code porting from existing designs. It is compliant offered in either 400 MHz or 600 MHz options. The with the ARM* Version 5TE instruction set (excluding 133 MHz PCI-X interface achieves up to 1 GB/s through- the floating point instruction set). put, a two-fold increase over 66 MHz PCI. The internal Intel® 80219 PCI Processor Core Opens Gates bus operates at 200 MHz and offers internal bandwidth of I/O Throughput of up to 1.6 GB/s. The 80219 also features a 200 MHz The Intel 80219 processor is based on the Intel XScale DDR SDRAM controller with ECC that supports up to microarchitecture. It integrates Intel® Superpipelined RISC 1 GB of 64-bit DDR SDRAM. It also supports 32-bit Technology with a 7-stage integer, 8-stage memory memory for applications that are more space and cost superpipelined core that achieves high speed and low sensitive. It contains a programmable, 32-bit local bus power. The 80219 is available in two speed grades: that is excellent for embedded applications requiring 400 MHz and 600 MHz. connections to non-PCI peripheral components such as ASICs, Flash memory, or DSPs. Features Benefits 400, 600 MHz Intel XScale® core, high performance with low power Integrated, System-On-A-Chip Design Smaller packaging for board space cost savings 64-bit PCI 2.2 Interface Industry-standard I/O Bus allowing flexible inexpensive interconnect 133 MHz PCI-X 1.0a Interface Easy upgrade to higher speed I/O interconnect 200 MHz DDR SDRAM Bus Higher memory performance for higher system performance Up to 1 GB Memory Support Supports large memory subsystems when necessary Up to 1.6 GB/s Internal Bus Increases overall design performance 32-bit Local Bus Excellent for embedded applications requiring non-PCI peripherals such as ASICs, DSPs, or Flash 8 GPIOs Reduces chip count 4 SDRAM Output Clocks Saves board space 2 Programmable Timers Simplifies design Intel® 80219 General Purpose PCI Processor Based on Intel XScale® Microarchitecture Product Brief The 80219 core integrates 32 KB data and instruction 32-bit Local Bus Offers Increased Design Options caches with write-back, write-though, and hit-under- The 80219 offers a 32-bit local bus that provides an miss capabilities. These large caches greatly improve interface to external components that do not or can performance by preventing core stalls caused by multi- not reside on the PCI bus. It is excellent for embedded cycle memory accesses. In addition, a 2 KB mini-data applications that need a non-PCI attach point to the cache is also included to help avoid “thrashing” of the processor such as ASICs, DSPs, or other peripherals. data cache for frequently changing data streams. Six chip selects are available to provide expandability. The local bus functions at 8, 16, or 32 bits and is This combination of greater core speed, larger caches, programmable at 33, 66, or 100 MHz. PCI-X interface, DDR memory controller, and a fast internal bus enables the 80219 to achieve greater data 200 MHz DDR SDRAM Improves throughput. The 80219 can efficiently handle a broad Memory Throughput spectrum of designs involving networking and The 200 MHz DDR SDRAM memory controller acts embedded applications. as an interface between the 80219 and local system memory. It supports up to 1 GB of 64-bit DDR SDRAM, Integrated PCI-X Bus and 200 MHz Internal and 32-bit DDR SDRAM configurations between Bus Increase In Speed and Bandwidth 32 MB and 512 MB. It also supports single-bit error The Intel 80219 includes an integrated 64-bit PCI-X correction and multi-bit detection support with ECC. Interface. It is fully PCI 2.2 compatible and can run at 33 MHz and 66 MHz (3.3v). The PCI-X interface The Intel 80219 Offers Flexibility (PCI-X 1.0a) can be operated at 133 MHz, (or at The 80219 offers the flexibility to interface with a wide 100 MHz and 66 MHz) which achieves a greater variety of different technologies, including Gigabit than two-fold boost in performance over PCI 2.2 bus Ethernet, USB, SATA, Graphics controllers, etc. technology. The 80219 internal bus delivers 200 MHz Products that have a PCI interface can be connected speed, offering internal bandwidth of up to 1.6 GB/s, to the 80219. This enables the same code base to increasing performance over earlier processors with be used across multiple applications, reducing Intel XScale® technology. development costs and enhancing time-to-market. Intel® 80219 General Purpose PCI Processor Block Diagram High Performance DDR ® Intel XScale Core Interface 2-I2C Bus Interface Unit Memory Controller Units 1.6 GB/s Internal Bus (200 MHz) Peripheral Bus Primary Messaging 2-Channel Performance Timers Monitoring ATU Unit DMA Unit Controller PCI-X Bus (133 MHz) Product Brief Intel® 80219 General Purpose PCI Processor Based on Intel XScale® Microarchitecture Intel Access Developer’s Site: developer.intel.com Intel® I/O Processor Home Page: developer.intel.com/design/iio Development Tools for Intel® I/O Processors Page: http://www.intel.com/design/iio/devtools/tptools.htm Intel® Technical Documentation Center: www.intel.com/go/techdoc (800) 548-4725 7 a.m. to 7 p.m. CST (U.S. and Canada) International locations please contact your local sales office. General Information Hotline: (800) 628-8686 or (916) 356-3104 5 a.m. to 5 p.m. PST For more information, visit the Intel Web site at: developer.intel.com UNITED STATES AND CANADA EUROPE ASIA-PACIFIC JAPAN SOUTH AMERICA Intel Corporation Intel Corporation (UK) Ltd. Intel Semiconductor Ltd. Intel Kabushiki Kaisha Intel Semicondutores do Brazil Robert Noyce Bldg. Pipers Way 32/F Two Pacific Place P.O. Box 115 Tsukuba-gakuen Rue Florida, 1703-2 and CJ22 2200 Mission College Blvd. Swindon 88 Queensway, Central 5-6 Tokodai, Tsukuba-shi CEP 04565-001 Sao Paulo-SP P.O. Box 58119 Wiltshire SN3 1RJ Hong Kong, SAR Ibaraki-ken 305 Brazil Santa Clara, CA 95052-8119 UK Japan USA INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
Load more

Recommended publications
  • SIMD Extensions
    SIMD Extensions PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 12 May 2012 17:14:46 UTC Contents Articles SIMD 1 MMX (instruction set) 6 3DNow! 8 Streaming SIMD Extensions 12 SSE2 16 SSE3 18 SSSE3 20 SSE4 22 SSE5 26 Advanced Vector Extensions 28 CVT16 instruction set 31 XOP instruction set 31 References Article Sources and Contributors 33 Image Sources, Licenses and Contributors 34 Article Licenses License 35 SIMD 1 SIMD Single instruction Multiple instruction Single data SISD MISD Multiple data SIMD MIMD Single instruction, multiple data (SIMD), is a class of parallel computers in Flynn's taxonomy. It describes computers with multiple processing elements that perform the same operation on multiple data simultaneously. Thus, such machines exploit data level parallelism. History The first use of SIMD instructions was in vector supercomputers of the early 1970s such as the CDC Star-100 and the Texas Instruments ASC, which could operate on a vector of data with a single instruction. Vector processing was especially popularized by Cray in the 1970s and 1980s. Vector-processing architectures are now considered separate from SIMD machines, based on the fact that vector machines processed the vectors one word at a time through pipelined processors (though still based on a single instruction), whereas modern SIMD machines process all elements of the vector simultaneously.[1] The first era of modern SIMD machines was characterized by massively parallel processing-style supercomputers such as the Thinking Machines CM-1 and CM-2. These machines had many limited-functionality processors that would work in parallel.
    [Show full text]
  • Generic Pipelined Processor Modeling and High Performance
    Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation Mehrdad Reshadi, Nikil Dutt Center for Embedded Computer Systems (CECS), Donald Bren School of Information and Computer Science, University of California Irvine, CA 92697, USA. {reshadi, dutt}@cecs.uci.edu simulators were more limited or slower than their manually generated Abstract counterparts. Detailed modeling of processors and high performance cycle- Colored Petri Net (CPN) [1] is a very powerful and flexible accurate simulators are essential for today’s hardware and software modeling technique and has been successfully used for describing design. These problems are challenging enough by themselves and parallelism, resource sharing and synchronization. It can naturally have seen many previous research efforts. Addressing both capture most of the behavioral elements of instruction flow in a simultaneously is even more challenging, with many existing processor. However, CPN models of realistic processors are very approaches focusing on one over another. In this paper, we propose complex mostly due to incompatibility of a token-based mechanism for the Reduced Colored Petri Net (RCPN) model that has two capturing data hazards. Such complexity reduces the productivity and advantages: first, it offers a very simple and intuitive way of modeling results in very slow simulators. In this paper, we present Reduced pipelined processors; second, it can generate high performance cycle- Colored Petri Net (RCPN), a generic modeling approach for accurate simulators. RCPN benefits from all the useful features of generating fast cycle-accurate simulators for pipelined processors. Colored Petri Nets without suffering from their exponential growth in RCPN is based on CPN and reduces the modeling complexity by complexity.
    [Show full text]
  • Demystifying Internet of Things Security Successful Iot Device/Edge and Platform Security Deployment — Sunil Cheruvu Anil Kumar Ned Smith David M
    Demystifying Internet of Things Security Successful IoT Device/Edge and Platform Security Deployment — Sunil Cheruvu Anil Kumar Ned Smith David M. Wheeler Demystifying Internet of Things Security Successful IoT Device/Edge and Platform Security Deployment Sunil Cheruvu Anil Kumar Ned Smith David M. Wheeler Demystifying Internet of Things Security: Successful IoT Device/Edge and Platform Security Deployment Sunil Cheruvu Anil Kumar Chandler, AZ, USA Chandler, AZ, USA Ned Smith David M. Wheeler Beaverton, OR, USA Gilbert, AZ, USA ISBN-13 (pbk): 978-1-4842-2895-1 ISBN-13 (electronic): 978-1-4842-2896-8 https://doi.org/10.1007/978-1-4842-2896-8 Copyright © 2020 by The Editor(s) (if applicable) and The Author(s) This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed. Open Access This book is licensed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license and indicate if changes were made. The images or other third party material in this book are included in the book’s Creative Commons license, unless indicated otherwise in a credit line to the material.
    [Show full text]
  • IXP43X Product Line of Network Processors Specification Update December 2008 2 Order Number: 316847; Revision: 005US Contents
    Intel® IXP43X Product Line of Network Processors Specification Update December 2008 Order Number: 316847; Revision: 005US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
    [Show full text]
  • Intel® Itanium® Architecture Assembly Language Reference Guide
    Intel® Itanium® Architecture Assembly Language Reference Guide Copyright © 2000 - 2003 Intel Corporation. All rights reserved. Order Number: 248801-004 World Wide Web: http://developer.intel.com Intel(R) Itanium(R) Architecture Assembly Lanuage Reference Guide Page 2 Disclaimer and Legal Information Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications. This Intel® Itanium® Architecture Assembly Language Reference Guide as well as the software described in it is furnished under license and may only be used or copied in accordance with the terms of the license. The information in this manual is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Network Processors: Building Block for Programmable Networks
    NetworkNetwork Processors:Processors: BuildingBuilding BlockBlock forfor programmableprogrammable networksnetworks Raj Yavatkar Chief Software Architect Intel® Internet Exchange Architecture [email protected] 1 Page 1 Raj Yavatkar OutlineOutline y IXP 2xxx hardware architecture y IXA software architecture y Usage questions y Research questions Page 2 Raj Yavatkar IXPIXP NetworkNetwork ProcessorsProcessors Control Processor y Microengines – RISC processors optimized for packet processing Media/Fabric StrongARM – Hardware support for Interface – Hardware support for multi-threading y Embedded ME 1 ME 2 ME n StrongARM/Xscale – Runs embedded OS and handles exception tasks SRAM DRAM Page 3 Raj Yavatkar IXP:IXP: AA BuildingBuilding BlockBlock forfor NetworkNetwork SystemsSystems y Example: IXP2800 – 16 micro-engines + XScale core Multi-threaded (x8) – Up to 1.4 Ghz ME speed RDRAM Microengine Array Media – 8 HW threads/ME Controller – 4K control store per ME Switch MEv2 MEv2 MEv2 MEv2 Fabric – Multi-level memory hierarchy 1 2 3 4 I/F – Multiple inter-processor communication channels MEv2 MEv2 MEv2 MEv2 Intel® 8 7 6 5 y NPU vs. GPU tradeoffs PCI XScale™ Core MEv2 MEv2 MEv2 MEv2 – Reduce core complexity 9 10 11 12 – No hardware caching – Simpler instructions Î shallow MEv2 MEv2 MEv2 MEv2 Scratch pipelines QDR SRAM 16 15 14 13 Memory – Multiple cores with HW multi- Controller Hash Per-Engine threading per chip Unit Memory, CAM, Signals Interconnect Page 4 Raj Yavatkar IXPIXP 24002400 BlockBlock DiagramDiagram Page 5 Raj Yavatkar XScaleXScale
    [Show full text]
  • Intel® PXA270 Processor for Embedded Computing
    Product Brief Intel® PXA270 Processor For Embedded Computing Product Overview Today’s embedded applications demand a unique set of features, packaging, product life cycle and performance. Because Intel solutions deliver key technologies that help drive functionality to new heights, the Intel® PXA270 processor is designed to meet the growing demands of a new generation of leading-edge embedded products. Featuring advanced technologies that offer high performance, flexibility and robust functionality, the Intel PXA270 processor is packaged specifically for the embedded market and is ideal for the low-power framework of battery-powered devices. Intel is one of the leading suppliers of applica- Advanced Multimedia tion solutions for many of today’s most Capability innovative embedded devices. Designed from Instead of using additional processors or the ground up, the Intel PXA270 processor accelerators that can reduce battery life, redefines what an embedded device can do Intel Wireless MMX technology provides by incorporating innovative new features and an advanced set of multimedia instructions. enhancements from the world of the PC. These help bring desktop-like multimedia ■ The Intel PXA270 processor is the first Intel performance to Intel PXA270 processor- XScale® technology-based processor to based clients while minimizing the power include Intel® Wireless MMX™ technology. needed to run rich applications. This enables high-performance multimedia Intel Wireless MMX technology builds on the acceleration with an industry proven Intel® MMX™ technology originally introduced instruction set. in the Intel® Pentium® processor family. The ■ Another innovative feature is the Intel® large number of software developers already Quick Capture technology, which provides familiar with these instructions can create one of the industry’s most flexible and powerful camera interfaces for capturing digital images and video.
    [Show full text]
  • Eurotech's Low Power Intel Atom-Based Catalyst Module Design
    EUROTECH’S LOW POWER INTEL® ATOM™ - BASED CATALYST MODULE DESIGN: The industry’s lowest power Intel ® Atom ™ – based modules. Whitepaper By Glenn DeYoung; Field Applications Engineer, Eurotech 1 Abstract The low power Intel® AtomTM Processor family delivers Intel Architecture (IA) compatibility and performance at a fraction of the power consumption of a laptop or desktop computer. This feature set has enabled embedded designs to take advantage of IA compatibility while maintaining low power dissipation, thus eliminating the need for fans or heat sinks. In order to achieve the lowest power dissipation, designers must understand details of the hardware, software and overall system architecture that affect power dissipation. With this knowledge, designers can select the right low power Intel® AtomTM processor-based solution for their embedded design. Introduction Since the Intel® AtomTM processor family was introduced, many embedded control companies have introduced Intel Atom-based solutions targeting low power applications. The Intel® AtomTM processor’s low power dissipation, with IA performance and compatibility has enticed many designers to move their designs to this platform. Choosing the right solution is critical when embedded systems require an optimized design for very low power dissipation. This paper outlines the design considerations implemented by Eurotech which makes the Intel® AtomTM - based Catalyst family which started with the Catalyst XL, the lowest power Computer-on- Module (COM) in the industry and makes it the compelling choice for power optimized embedded systems. The Eurotech Catalyst XL is based on the Intel® AtomTM Z500 processor series and the Intel® System Controller Hub US15W (Intel® SCH US15W). Eurotech’s background in low power solutions Eurotech has offered low power ARM-based solutions for many years including several designs based on processors from the former Intel XScale processor family.
    [Show full text]
  • Jamaicavm Provides Hard Realtime Guarantees for Most Common Realtime Operating Systems Are Sup- All Primitive Java Operations
    ��������� Java-Technology for Critical Embedded Systems ��������� �������� ���������� ����������� ������� ���������� ������� ������� ���������� ����������� ���������� ������ ��������� Java-Tools for developers of critical software applications. Key Technologies Interoperability Hard realtime execution Ported to standard RTOSes The JamaicaVM provides hard realtime guarantees for Most common realtime operating systems are sup- all primitive Java operations. This enables all of Java’s ported by JamaicaVM, ports for VxWorks, QNX, Linux- features to be used for your hard realtime tasks. Fea- variants, RTEMS, etc. exist. The supported architectures tures essential to object-oriented software develop- include SH4, PPC, x86, ARM, XScale, ERC32, and many ment like dynamic allocation of objects, inheritance, more. To support your specific system, we can provide and dynamic binding become available to the real- you with the required porting service. time developer. ROMable code Realtime Garbage Collection Class files and the Jamaica Virtual Machine may be The JamaicaVM provides the only Java implementa- linked into a standalone binary for execution out of tion with an efficient hard realtime garbage collector. ROM. A filesystem in not necessary for running Java It operates in small increments of only a few machine code. instructions and guarantees to recycle all garbage memory, to avoid memory fragmentation, and to Library and JNI Native Code bound the execution time for allocations. Existing library code or low level performance critical code for hardware access can be embedded into Fast & Small your realtime application using the Java Native Inter- A highly optimizing static compiler ensures best runtime face. performance. A profiling tool gathers information for providing the best trade-off between runtime perfor- mance and code size. Jamaica Toolset Sophisticated automatic class file compaction, dead- � � � � � � � � � � code elimination and profile-guided partial compila- tion techniques reduce the code footprint to the bare ���������� minimum.
    [Show full text]
  • Intel® Xeon® Processors and Intel® Many Integrated Core (Intel MIC) Architecture
    Programming Models for Intel® Xeon® processors and Intel® Many Integrated Core (Intel MIC) Architecture Scott McMillan Senior Software Engineer Software & Services Group April 11, 2012 TACC-Intel Highly Parallel Computing Symposium Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED “AS IS”. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, reference www.intel.com/software/products. BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino Atom, Centrino Atom Inside, Centrino Inside, Centrino logo, Cilk, Core Inside, FlashFile, i960, InstantIP, Intel, the Intel logo, Intel386, Intel486, IntelDX2, IntelDX4, IntelSX2, Intel Atom, Intel Atom Inside, Intel Core, Intel Inside, Intel Inside logo, Intel. Leap ahead., Intel. Leap ahead. logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, Itanium, Itanium Inside, MCS, MMX, Oplus, OverDrive, PDCharm, Pentium, Pentium Inside, skoool, Sound Mark, The Journey Inside, Viiv Inside, vPro Inside, VTune, Xeon, and Xeon Inside are trademarks of Intel Corporation in the U.S.
    [Show full text]
  • Intel® IOP331 I/O Processor with Intel® Xscale™ Microarchitecture
    16552_Lindsay_PB_r06.qxd 8/26/03 12:38 PM Page 1 Product Brief Intel® IOP331 I/O Processor with Intel® XScale™ Microarchitecture Up to 800 MHz CPU, Integrated PCI-X Bridge and Dual-Ported High-Bandwidth Memory Controller Deliver Superior Performance Product Highlights I 32-bit high-performance CPU (500, 667, 800 MHz) based upon Intel® XScale™ microarchitecture I Integrated 133 MHz/64-bit PCI-X to PCI-X Bridge (PCI 1.0A, PCI 2.3, PCI Bridge 1.1 compliant, scalability/flexibility on both PCI-X buses, four secondary devices supported by integrated clockouts and arbiter, private device and private memory support) I DDR 333 and DDRII 400 SDRAM with ECC (up to 2 GB of 32- or 64-bit memory, optional Intel in single-bit error correction/multi-bit detection I Up to 13 external interrupt inputs to Interrupt Communications support) Controller supports vector generation and I Dual-ported memory controller with pipelined 4-level priorities access from Intel XScale core and internal I (2) 16550-compatible UARTs (4-pin, peripherals (programmable control for Master/Slave capable, 64-byte preemption by Intel XScale core and multi- Receive/Transmit FIFOs) transaction counter for performance tuning) I (8) GPIO pins that can also be used as I RAID5 XOR and iSCSI CRC32C off-load external interrupt pins engines I (2) industry-standards-based I2C interfaces I 8 or 16-bit, 66 MHz Peripheral Bus Interface I Two programmable 32-bit Timers and (programmable bus width and wait states Watchdog Timer for two memory windows, two chip selects) I Typical power consumption of 7.5 watts I 266 MHz, 64-bit (2.1 GB/sec) internal bus (500 MHz) I 2-channel DMA engine with support for scatter I 829-ball FCBGA (37.5 mm2) and gather of data blocks, automatic data chaining, and unaligned data transfers between PCI-to-local memory, local memory-to-PCI and memory-to-memory (three 1 Kbyte data buffers per channel) 16552_Lindsay_PB_r06.qxd 8/26/03 12:38 PM Page 2 Product Brief Intel® IOP331 I/O Processor with Intel® XScale™ Microarchitecture Product Overview DDRII 400 MHz memory.
    [Show full text]