DOCSLIB.ORG

Series 90-70 PLC CPU Instruction Set Reference Manual, GFK-0265J

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Series 90-70 PLC CPU Instruction Set Reference Manual, GFK-0265J GE Fanuc Automation Programmable Control Products Series 90™-70 PLC CPU Instruction Set Reference Manual GFK-0265J January 2000 GFL-002 Warnings, Cautions, and Notes as Used in this Publication Warning Warning notices are used in this publication to emphasize that hazardous voltages, currents, temperatures, or other conditions that could cause personal injury exist in this equipment or may be associated with its use. In situations where inattention could cause either personal injury or damage to equipment, a Warning notice is used. Caution Caution notices are used where equipment might be damaged if care is not taken. Note Notes merely call attention to information that is especially significant to understanding and operating the equipment. This document is based on information available at the time of its publication. While efforts have been made to be accurate, the information contained herein does not purport to cover all details or variations in hardware or software, nor to provide for every possible contingency in connection with installation, operation, or maintenance. Features may be described herein which are not present in all hardware and software systems. GE Fanuc Automation assumes no obligation of notice to holders of this document with respect to changes subsequently made. GE Fanuc Automation makes no representation or warranty, expressed, implied, or statutory with respect to, and assumes no responsibility for the accuracy, completeness, sufficiency, or usefulness of the information contained herein. No warranties of merchantability or fitness for purpose shall apply. The following are trademarks of GE Fanuc Automation North America, Inc. Alarm Master Genius ProLoop Series Three CIMPLICITY Helpmate PROMACRO VersaMax CIMPLICITY 90-ADS Logicmaster Series Five VersaPro CIMSTAR Modelmaster Series 90 Vumaster Field Control Motion Mate Series One Workmaster GEnet PowerTRAC Series Six ©Copyright 1989-2000 GE Fanuc Automation North America, Inc. All Rights Reserved Preface This manual describes the system operation, fault handling, and Logicmaster 90-70 programming instructions for the Series 90™-70 programmable controller. The Series 90-70 PLC is a member of the Series 90™ family of programmable logic controllers from GE Fanuc Automation. Revisions to This Manual The following changes have been made to this manual to reflect feature changes, corrections, and updates to existing information: • References made to CPX and CGR model CPUs, where appropriate, throughout the ý````` • Value for Constant Sweep timer corrected (chapter 2, pg. 2-46). • Note added after Table 2-18 regarding CPU Mode switch and description of privilege level 1 updated in table. (chapter 2, page 2-79) • Description of System Faults updated (chapter 3, pg. 3-2) • Chapters 4 through 12 contain information that was presented in a single chapter (Chapter 4) in previous versions. This information has been divided into separate chapters to improve access to the programming instruction descriptions. • Appendix A, CPU Performance Data, tables revised (all information not available, will be added to a future version) • Paragraph added , beginning with “Each Ethernet Global . “, page A-24 • Section titled “Relative CPU Test Performance” added at end of Appendix A • Other corrections and clarifications as necessary Content of This Manual Chapter 1. Introduction: provides an overview of the Series 90-70 PLC system and the Series 90-70 instruction set. Chapter 2. System Operation: describes certain system operations of the Series 90-70 PLC system. This includes a discussion of the PLC system sweep sequences, the system power-up and power-down sequences, clocks and timers, security, I/O, and fault handling. It also includes general information for a basic understanding of programming ladder logic. Chapter 3. Fault Explanations and Correction: provides troubleshooting information for a Series 90-70 PLC system. It explains fault descriptions in the PLC fault table and fault categories in the I/O fault table. Chapters 4 — 12. Series 90-70 Instruction Set: describes programming instructions available for Series 90-70 PLCs. These chapters correspond to the main program function groups. GFK-0265J iii Preface Appendix A. CPU Performance Data: lists the memory size in bytes and the execution time in microseconds for each programming instruction. Memory size is the number of bytes required by the function in a ladder diagram application program. Appendix A also contains timing information for other PLC tasks which, when used in conjunction with the instruction timings, can be used to predict CPU sweep times. Refer to Appendix F for IEEE format when dealing with floating-point math operations. Appendix B. Interpreting Fault Tables: describes how to interpret the message structure format when reading the fault tables using Logicmaster 90-70 software. Appendix C. Instruction Mnemonics: lists mnemonics that can be typed to display programming instructions while searching or editing a program. Provides a worksheet for use in determining the total number of bytes of user data used and how much is still available for the user program. Appendix D. Memory Allocation: provides a worksheet for determining the total number of bytes of user data used and how much is still available for the user program. Appendix E. Key Functions: lists the special keyboard assignments used for the Logicmaster 90 software. Appendix F. Using Floating-Point Numbers: describes special considerations for using floating-point math operations. iv Series 90™-70 PLC CPU Instruction Set Reference Manual–January 2000 GFK-0265J Preface Related Publications Logicmaster™ 90-70 Programming Software User’s Manual (GFK-0263). Logicmaster™ 90-70 Important Product Information (GFK-0350). Series 90™70- Programmable Controller Installation Manual (GFK-0262). Series 90™ Programmable Coprocessor Module and Support Software User’s Manual (GFK-0255). Series 90™ PCM Development Software (PCOP) User’s Manual (GFK-0487). C Programmer’s Toolkit for Series 90™70- PLCs User’s Manual (GFK-0646). Series 90™ Sequential Function Chart Programming Language User’s Manual (GFK-0854). MegaBasic™ Programming Language Reference Manual (GFK-0256). CIMPLICITY™ 90-ADS Alphanumeric Display System User’s Manual (GFK-0499). CIMPLICITY™ 90-ADS Alphanumeric Display System Reference Manual (GFK-0641). Alphanumeric Display Coprocessor Module Data Sheet (GFK-0521). Series 90™70- Genius I/O System User’s Manual (GEK-90486-1). Series 90™70- Genius I/O Analog and Discrete Blocks User’s Manual (GEK-90486-2). Workmaster® II PLC Programming Unit Guide to Operation (GFK-0401). Series 90™70- Genius Bus Controller User’s Manual (GFK-0398). Series 90-70 FIP Bus Controller User’s Manual (GFK-1038). Guidelines for the Selection of Third-Party VME Modules (GFK-0448). Series 90™ Ethernet Communications User’s Manual (GFK-0868). Series 90™ MAP 3.0 Communications User’s Manual (GFK-0869). TCP/IP Ethernet Communications for the Series 90 PLC User's Manual (GFK-1541) GFK-0265J Preface v Contents Chapter 1 Introduction..................................................................................................... 1-1 Software Architecture.............................................................................................1-1 Terminology Used in This Manual..........................................................................1-1 Fault Handling........................................................................................................1-2 Hardware Configuration .........................................................................................1-2 Using This Manual.................................................................................................1-2 Chapter 2 System Operation............................................................................................ 2-1 Section 1: Basic PLC Sweep Summary.......................................................... 2-2 Basic PLC Sweep .........................................................................................................2-3 Housekeeping.........................................................................................................2-4 Input Scan..............................................................................................................2-4 Application Program Task Execution (Logic Window) ...........................................2-5 Output Scan............................................................................................................2-5 Programmer Communications Window ..................................................................2-6 System Communications Window ..........................................................................2-7 Background Window..............................................................................................2-7 Window Modes ............................................................................................................2-8 Data Coherency in Communications Windows .......................................................2-8 CPU Sweep in STOP Mode....................................................................................2-9 PLC Sweep Modes ............................................................................................... 2-10 Section 2: User Reference Data.....................................................................2-11 User References.........................................................................................................
Load more

Recommended publications
  • PLC/SCADA Systems in Automation Control Design for Individual Quick Freezing Process in Cooling Tunnels
    PLC/SCADA systems in automation control design for individual quick freezing process in cooling tunnels Goran Jagetić, Marko Habazin, Tomislav Špoljarić University of Applied Sciences - Department of Electrical Engineering, Zagreb, Croatia [email protected], [email protected], [email protected] ABSTRACT - Individual quick freezing process is a two periods of operation: refrigeration period and complex cooling process that takes place in cooling defrosting period. Refrigeration period is longer and tunnels and is used for dynamic thermal processing of in it refrigeration elements (compressor, condenser certain type of goods. Type of goods and temperature and evaporator fans) are switched according to room of goods that needs to be achieved over specific time in temperature probe/probes. Defrosting period is much cooling tunnel determine the complexity of cooling process. Complex cooling process is therefore divided shorter and in it defrosting elements (electrical into two types of regulation. Temperature regulation, heaters/hot gas valve) are switched according to the inferior type, is used for control of the cooling and evaporator temperature probe or by time (off- defrosting parts of the system according to predefined delayed timer function of a regulator). Fig. 1 shows room temperature. Superior time-cycle regulation is simplified block diagram of a small scale used to control various cycles of operation by defining refrigeration system operated by one-cycle its time frames. These cycles together form a period of regulation (refrigeration with defrost). time in which the cooling system is appropriately used for goods' freezing. This paper describes further development in automation control design for complex cooling process in cooling tunnels.
    [Show full text]
  • 5. Data Types
    IEEE FOR THE FUNCTIONAL VERIFICATION LANGUAGE e Std 1647-2011 5. Data types The e language has a number of predefined data types, including the integer and Boolean scalar types common to most programming languages. In addition, new scalar data types (enumerated types) that are appropriate for programming, modeling hardware, and interfacing with hardware simulators can be created. The e language also provides a powerful mechanism for defining OO hierarchical data structures (structs) and ordered collections of elements of the same type (lists). The following subclauses provide a basic explanation of e data types. 5.1 e data types Most e expressions have an explicit data type, as follows: — Scalar types — Scalar subtypes — Enumerated scalar types — Casting of enumerated types in comparisons — Struct types — Struct subtypes — Referencing fields in when constructs — List types — The set type — The string type — The real type — The external_pointer type — The “untyped” pseudo type Certain expressions, such as HDL objects, have no explicit data type. See 5.2 for information on how these expressions are handled. 5.1.1 Scalar types Scalar types in e are one of the following: numeric, Boolean, or enumerated. Table 17 shows the predefined numeric and Boolean types. Both signed and unsigned integers can be of any size and, thus, of any range. See 5.1.2 for information on how to specify the size and range of a scalar field or variable explicitly. See also Clause 4. 5.1.2 Scalar subtypes A scalar subtype can be named and created by using a scalar modifier to specify the range or bit width of a scalar type.
    [Show full text]
  • Occam 2.1 Reference Manual
    occam 2.1 reference manual SGS-THOMSON Microelectronics Limited May 12, 1995 iv occam 2.1 REFERENCE MANUAL SGS-THOMSON Microelectronics Limited First published 1988 by Prentice Hall International (UK) Ltd as the occam 2 Reference Manual. SGS-THOMSON Microelectronics Limited 1995. SGS-THOMSON Microelectronics reserves the right to make changes in specifications at any time and without notice. The information furnished by SGS-THOMSON Microelectronics in this publication is believed to be accurate, but no responsibility is assumed for its use, nor for any infringement of patents or other rights of third parties resulting from its use. No licence is granted under any patents, trademarks or other rights of SGS-THOMSON Microelectronics. The INMOS logo, INMOS, IMS and occam are registered trademarks of SGS-THOMSON Microelectronics Limited. Document number: 72 occ 45 03 All rights reserved. No part of this publication may be reproduced, stored in a retrival system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without prior permission, in writing, from SGS-THOMSON Microelectronics Limited. Contents Contents v Contents overview ix Preface xi Introduction 1 Syntax and program format 3 1 Primitive processes 5 1.1 Assignment 5 1.2 Communication 6 1.3 SKIP and STOP 7 2 Constructed processes 9 2.1 Sequence 9 2.2 Conditional 11 2.3 Selection 13 2.4 WHILE loop 14 2.5 Parallel 15 2.6 Alternation 19 2.7 Processes 24 3 Data types 25 3.1 Primitive data types 25 3.2 Named data types 26 3.3 Literals
    [Show full text]
  • Floating-Point Exception Handing
    ISO/IEC JTC1/SC22/WG5 N1372 Working draft of ISO/IEC TR 15580, second edition Information technology ± Programming languages ± Fortran ± Floating-point exception handing This page to be supplied by ISO. No changes from first edition, except for for mechanical things such as dates. i ISO/IEC TR 15580 : 1998(E) Draft second edition, 13th August 1999 ISO/IEC Foreword To be supplied by ISO. No changes from first edition, except for for mechanical things such as dates. ii ISO/IEC Draft second edition, 13th August 1999 ISO/IEC TR 15580: 1998(E) Introduction Exception handling is required for the development of robust and efficient numerical software. In particular, it is necessary in order to be able to write portable scientific libraries. In numerical Fortran programming, current practice is to employ whatever exception handling mechanisms are provided by the system/vendor. This clearly inhibits the production of fully portable numerical libraries and programs. It is particularly frustrating now that IEEE arithmetic (specified by IEEE 754-1985 Standard for binary floating-point arithmetic, also published as IEC 559:1989, Binary floating-point arithmetic for microprocessor systems) is so widely used, since built into it are the five conditions: overflow, invalid, divide-by-zero, underflow, and inexact. Our aim is to provide support for these conditions. We have taken the opportunity to provide support for other aspects of the IEEE standard through a set of elemental functions that are applicable only to IEEE data types. This proposal involves three standard modules: IEEE_EXCEPTIONS contains a derived type, some named constants of this type, and some simple procedures.
    [Show full text]
  • Mark Vie Controller Standard Block Library for Public Disclosure Contents
    GEI-100682AC Mark* VIe Controller Standard Block Library These instructions do not purport to cover all details or variations in equipment, nor to provide for every possible contingency to be met during installation, operation, and maintenance. The information is supplied for informational purposes only, and GE makes no warranty as to the accuracy of the information included herein. Changes, modifications, and/or improvements to equipment and specifications are made periodically and these changes may or may not be reflected herein. It is understood that GE may make changes, modifications, or improvements to the equipment referenced herein or to the document itself at any time. This document is intended for trained personnel familiar with the GE products referenced herein. Public – This document is approved for public disclosure. GE may have patents or pending patent applications covering subject matter in this document. The furnishing of this document does not provide any license whatsoever to any of these patents. GE provides the following document and the information included therein as is and without warranty of any kind, expressed or implied, including but not limited to any implied statutory warranty of merchantability or fitness for particular purpose. For further assistance or technical information, contact the nearest GE Sales or Service Office, or an authorized GE Sales Representative. Revised: July 2018 Issued: Sept 2005 © 2005 – 2018 General Electric Company. ___________________________________ * Indicates a trademark of General
    [Show full text]
  • Adaptivfloat: a Floating-Point Based Data Type for Resilient Deep Learning Inference
    ADAPTIVFLOAT:AFLOATING-POINT BASED DATA TYPE FOR RESILIENT DEEP LEARNING INFERENCE Thierry Tambe 1 En-Yu Yang 1 Zishen Wan 1 Yuntian Deng 1 Vijay Janapa Reddi 1 Alexander Rush 2 David Brooks 1 Gu-Yeon Wei 1 ABSTRACT Conventional hardware-friendly quantization methods, such as fixed-point or integer, tend to perform poorly at very low word sizes as their shrinking dynamic ranges cannot adequately capture the wide data distributions commonly seen in sequence transduction models. We present AdaptivFloat, a floating-point inspired number representation format for deep learning that dynamically maximizes and optimally clips its available dynamic range, at a layer granularity, in order to create faithful encoding of neural network parameters. AdaptivFloat consistently produces higher inference accuracies compared to block floating-point, uniform, IEEE-like float or posit encodings at very low precision (≤ 8-bit) across a diverse set of state-of-the-art neural network topologies. And notably, AdaptivFloat is seen surpassing baseline FP32 performance by up to +0.3 in BLEU score and -0.75 in word error rate at weight bit widths that are ≤ 8-bit. Experimental results on a deep neural network (DNN) hardware accelerator, exploiting AdaptivFloat logic in its computational datapath, demonstrate per-operation energy and area that is 0.9× and 1.14×, respectively, that of equivalent bit width integer-based accelerator variants. (a) ResNet-50 Weight Histogram (b) Inception-v3 Weight Histogram 1 INTRODUCTION 105 Max Weight: 1.32 105 Max Weight: 1.27 Min Weight: -0.78 Min Weight: -1.20 4 4 Deep learning approaches have transformed representation 10 10 103 103 learning in a multitude of tasks.
    [Show full text]
  • DRAFT1.2 Methods
    HL7 v3.0 Data Types Specification - Version 0.9 Table of Contents Abstract . 1 1 Introduction . 2 1.1 Goals . 3 DRAFT1.2 Methods . 6 1.2.1 Analysis of Semantic Fields . 7 1.2.2 Form of Data Type Definitions . 10 1.2.3 Generalized Types . 11 1.2.4 Generic Types . 12 1.2.5 Collections . 15 1.2.6 The Meta Model . 18 1.2.7 Implicit Type Conversion . 22 1.2.8 Literals . 26 1.2.9 Instance Notation . 26 1.2.10 Typus typorum: Boolean . 28 1.2.11 Incomplete Information . 31 1.2.12 Update Semantics . 33 2 Text . 36 2.1 Introduction . 36 2.1.1 From Characters to Strings . 36 2.1.2 Display Properties . 37 2.1.3 Encoding of appearance . 37 2.1.4 From appearance of text to multimedial information . 39 2.1.5 Pulling the pieces together . 40 2.2 Character String . 40 2.2.1 The Unicode . 41 2.2.2 No Escape Sequences . 42 2.2.3 ITS Responsibilities . 42 2.2.4 HL7 Applications are "Black Boxes" . 43 2.2.5 No Penalty for Legacy Systems . 44 2.2.6 Unicode and XML . 47 2.3 Free Text . 47 2.3.1 Multimedia Enabled Free Text . 48 2.3.2 Binary Data . 55 2.3.3 Outstanding Issues . 57 3 Things, Concepts, and Qualities . 58 3.1 Overview of the Problem Space . 58 3.1.1 Concept vs. Instance . 58 3.1.2 Real World vs. Artificial Technical World . 59 3.1.3 Segmentation of the Semantic Field .
    [Show full text]
  • Handwritten Digit Classication Using 8-Bit Floating Point Based Convolutional Neural Networks
    Downloaded from orbit.dtu.dk on: Apr 10, 2018 Handwritten Digit Classication using 8-bit Floating Point based Convolutional Neural Networks Gallus, Michal; Nannarelli, Alberto Publication date: 2018 Document Version Publisher's PDF, also known as Version of record Link back to DTU Orbit Citation (APA): Gallus, M., & Nannarelli, A. (2018). Handwritten Digit Classication using 8-bit Floating Point based Convolutional Neural Networks. DTU Compute. (DTU Compute Technical Report-2018, Vol. 01). General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. • Users may download and print one copy of any publication from the public portal for the purpose of private study or research. • You may not further distribute the material or use it for any profit-making activity or commercial gain • You may freely distribute the URL identifying the publication in the public portal If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim. Handwritten Digit Classification using 8-bit Floating Point based Convolutional Neural Networks Michal Gallus and Alberto Nannarelli (supervisor) Danmarks Tekniske Universitet Lyngby, Denmark [email protected] Abstract—Training of deep neural networks is often con- In order to address this problem, this paper proposes usage strained by the available memory and computational power. of 8-bit floating point instead of single precision floating point This often causes it to run for weeks even when the underlying which allows to save 75% space for all trainable parameters, platform is employed with multiple GPUs.
    [Show full text]
  • User Manual for PLC Programming With
    User Manual for PLC Programming with CoDeSys 2.3 Copyright ã 1994, 1997, 1999, 2001,2002, 2003 by 3S - Smart Software Solutions GmbH All rights reserved. We have gone to great lengths to ensure this documentation is correct and complete. However, since it is not possible to produce an absolutely error-free text, please feel free to send us your hints and suggestions for improving it. Trademark Intel is a registered trademark and 80286, 80386, 80486, Pentium are trademarks of Intel Corporation. Microsoft, MS and MS-DOS are registered trademarks, Windows is a trademark of Microsoft Corporation. Publisher 3S - Smart Software Solutions GmbH Fischerstraße 19 D-87435 Kempten Tel. +49 831 5 40 31 - 0 Fax +49 831 5 40 31 – 50 Last update 20.08.2003 Version 2.0 Content 1 A Brief Introduction to CoDeSys 1-1 1.1 What is CoDeSys .................................................................................................1-1 1.2 Overview of CoDeSys Functions... ......................................................................1-1 1.3 Overview on the user documentation for CoDeSys.............................................1-3 2 What is What in CoDeSys 2-1 2.1 Project Components.............................................................................................2-1 2.2 Languages... .........................................................................................................2-8 2.2.1 Instruction List (IL)... .............................................................................................2-8 2.2.2 Structured
    [Show full text]
  • Maconomy Restful Web Services
    Maconomy RESTful Web Services Programmer’s Guide 2015 Edited by Rune Glerup While Deltek has attempted to verify that the information in this document is accurate and complete, some typographical or technical errors may exist. The recipient of this document is solely responsible for all decisions relating to or use of the information provided herein. The information contained in this publication is effective as of the publication date below and is subject to change without notice. This publication contains proprietary information that is protected by copyright. All rights are reserved. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, or translated into another language, without the prior written consent of Deltek, Inc. This edition published April 2015. © 2015 Deltek Inc. Deltek’s software is also protected by copyright law and constitutes valuable confidential and proprietary information of Deltek, Inc. and its licensors. The Deltek software, and all related documentation, is provided for use only in accordance with the terms of the license agreement. Unauthorized reproduction or distribution of the program or any portion thereof could result in severe civil or criminal penalties. All trademarks are the property of their respective owners. ii ©Deltek Inc., All Rights Reserved Contents 1 Introduction1 1.1 The Container Abstraction..........................1 1.1.1 Card panes...............................1 1.1.2 Table panes...............................1 1.1.3 Filter panes...............................2 1.2 REST......................................2 1.2.1 Resources................................3 1.2.2 Hyperlinks...............................3 1.2.3 Other Styles of Web Services.....................3 1.2.4 Further Reading............................4 1.3 Example.....................................4 1.4 curl.......................................8 2 Basics 9 2.1 JSON and XML................................9 2.2 Language...................................
    [Show full text]
  • 60-140 1. Overview of Computer Systems Overview of Computer
    60-140 Introduction to Algorithms and Programming I 1. Overview of Computer Systems FALL 2015 Computers are classified based on their generation and INSTRUCTOR: DR. C.I. EZEIFE Everybody knows that the type. WORLD’S COOLEST The architecture of different generations of computers STUDENTS TAKE 60-141400 differ with advancement in technology. Changes in computer equipment have gone through four generations namely: • First Generation Computers (1945-1955): Bulky, SCHOOL OF COMPUTER SCIENCE, expensive, consumed a lot of energy because main UNIVERSITY OF WINDSOR electronic component was vacuum tube. Pro- gramming was in machine language and wiring up plug boards. 60-140 Dr. C.I. Ezeife © 2015 Slide 1 60-140 Dr. C.I. Ezeife © 2015 Slide 2 Overview of Computer Systems Overview of Computer Systems Second Generation Computers (1955-1965): Basic electronic components became transistors. Prog- ramming in High level language with punched cards. Third Generation Computers (1965-1980): Basic technology became integrated circuit (I Cs) allowing many transistors on a silicon chip. Faster, cheaper and smaller in size, e.g., IBM system 360. Fourth Generation (1980-1990): Personal Computers came to use. Technology in use is large scale Vacuum Tube, Transistor, an LSI chip integration(LSI). Support for network and GUI. Higher Generations: Use of VLSI technology. 60-140 Dr. C.I. Ezeife © 2015 Slide 3 60-140 Dr. C.I. Ezeife © 2015 Slide 4 1 Types of Computers Types of Computers implementing powerful virtual computing processing powers Computers belong to one of these types based on their like grid and cloud computing. Grid computing applies size, processing power, number of concurrent users resources of many computers to a single problem (European Data Grid) while cloud computing is used for Internet based supported and their cost.
    [Show full text]
  • Semantic Analysis of Ladder Logic
    Semantic Analysis of Ladder Logic A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science in the Graduate School of The Ohio State University By Soumyashree Gad, M.S. Graduate Program in Computer Science and Engineering The Ohio State University 2017 Master's Examination Committee: Dr. Srinivasan Parthasarathy, Advisor Dr. P. Sadayappan c Copyright by Soumyashree Gad 2017 Abstract Purpose: A careful examination of Ladder Logic program reveals it's hierarchical nature and components, which makes it interpret able. Perhaps, using data mining techniques to interpret the top level and sub-level components can be really useful. This seems like a classification problem. The application of machine learning algo- rithms on the features extracted from ladder logic can give insights of the whole ladder logic code. The components and their interactions are intuitive which certainly add to the probability of getting better results. The learning in the PLC programming can be alleviated by converting the existing PLC code to commonly used formats such as JSON, XML etc. The goal is to consume ladder logic sample, break it down into minor components, identify the components and interactions between them and later write them to JSON. As Ladder logic is the most commonly used programming language for PLCs we decided to start the experiment with Ladder logic program sam- ples. Feature engineering combined with machine learning techniques should provide accurate results for the Ladder Logic data. Methods: The data set contains 6623 records for top level classification with 1421 ALARM, 150 STEP SEQUENCE, 96 SOLENOID samples and 5304 UNCLASSIFIED and 84472 records for sub-level classification which contains sub-level components of the all the ALARM and STEP SEQUENCE samples from the top level data set.
    [Show full text]