DOCSLIB.ORG

XE88LC01 Datasheet (Pdf, 170Kb)

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
XE88LC01 Datasheet (Pdf, 170Kb) SUNSTAR微波光电 http://www.rfoe.net/ TEL:0755-83396822 FAX:0755-83376182 E-MAIL:[email protected] XX-XE88LC01 Data Sheet XE88LC01 Ultra Low-Power Microcontroller with Zooming ADC General Description Key product Features The XE88LC01 is an ultra low-power low-voltage micro- • Ultra low-power MCU (300 µA at 1 MIPS) controller unit (MCU) with extremely high efficiency, allow- • Low-voltage operation (2.4 - 5.5 V supply voltage) ing for 1 MIPS at 300uA and 2.4 V, and 8 x 8 bits • 22 kB (8 kW) ROM/MTP, 512 B RAM multiplying in one clock cycle. • 4 counters •PWM, UART XE88LC01 is available with on chip ROM or Multiple-Time- • Low-power, high resolution zooming Programmable (MTP) program memory. • up to 10 bits zoom • up to 16 bits ADC Applications • 4 x 2 or 7 x 1 PGA-ADC input multiplexer •Analog matrix switching • Portable, battery operated instruments • RC and crystal oscillators • RF system supervisor • 5 reset, 16 interrupt, 8 event sources • Remote control • Piezoresistive bridge sensors • HVAC control Ordering Information • Motor control Samples available: April 2000 Samples of the XX88LC05 are available now Nomenclature: (XX stands for pre-production samples) XX-XE88LC01ME027 package: TQFP44 program memory R: ROM temperature M: MTP I: -40 to 85 °C E: -40 to 125 °C SUNSTAR射频通信 http://www.rfoe.net/ TEL:0755-83397033 FAX:0755-83376182 E-MAIL:[email protected] SUNSTAR微波光电 http://www.rfoe.net/ TEL:0755-83396822 FAX:0755-83376182 E-MAIL:[email protected] Low-Power Microcontroller XX-XE88LC01 Detailed Pin Description device type 1 42 3840 3436 2 XEMICS 32 3 31 production XE88LC01MI 4 30 lot identification 5 N9K1444 29 6 28 packaging date 7 9920 27 8 26 9 25 10 24 12 14 16 18 20 22 Pinout of the XE88LC01 in TQFP44 package Pin Position Function Second function Description in Type name name TQFP44 1 PA(5) Input Input of Port A 2 PA(6) Input Input of Port A 3 PA(7) Input Input of Port A 4 PC(0) Input/Output Input-Output of Port C 5 PC(1) Input/Output Input-Output of Port C 6 PC(2) Input/Output Input-Output of Port C 7 PC(3) Input/Output Input-Output of Port C 8 PC(4) Input/Output Input-Output of Port C 9 PC(5) Input/Output Input-Output of Port C 10 PC(6) Input/Output Input-Output of Port C 11 PC(7) Input/Output Input-Output of Port C Input-Output-Analog of Port B/ 12 PB(0) testout Input/Output/Analog Data output for test and MTP programing/ PWM output Input-Output-Analog of Port B/ 13 PB(1) Input/Output/Analog PWM output 14 PB(2) Input/Output/Analog Input-Output-Analog of Port B Input-Output-Analog of Port B, 15 PB(3) SOU Input/Output/Analog Output pin of USRT Input-Output-Analog of Port B/ 16 PB(4) SCL Input/Output/Analog Clock pin of USRT Input-Output-Analog of Port B/ 17 PB(5) SIN Input/Output/Analog Data input or input-output pin of USRT Input-Output-Analog of Port B/ 18 PB(6) Tx Input/Output/Analog Emission pin of UART Input-Output-Analog of Port B/ 19 PB(7) Rx Input/Output/Analog Reception pin of UART Test mode/High voltage for MTP 20 VPP/TEST Vhigh Special programing Highest potential node for 2nd reference of 21 AC_R(3) Analog ADC PreliminaryLowest potential node for 2nd reference of 22 AC_R(2) Analog ADC 23 AC_A(7) Analog ADC input node 24 AC_A(6) Analog ADC input node Pin-out of the XX-XE88LC01 in TQFP44 Release date: 03-00 Page 2 D003-060 Product Specification SUNSTAR射频通信 http://www.rfoe.net/ TEL:0755-83397033 FAX:0755-83376182 E-MAIL:[email protected] SUNSTAR微波光电 http://www.rfoe.net/ TEL:0755-83396822 FAX:0755-83376182 E-MAIL:[email protected] Low-Power Microcontroller XX-XE88LC01 Pin Position Function Second function Description in Type name name TQFP44 25 AC_A(5) Analog ADC input node 26 AC_A(4) Analog ADC input node 27 AC_A(3) Analog ADC input node 28 AC_A(2) Analog ADC input node 29 AC_A(1) Analog ADC input node 30 AC_A(0) Analog ADC input node Highest potential node for 1st reference of 31 AC_R(1) Analog ADC Lowest potential node for 1st reference of 32 AC_R(0) Analog ADC Negative power supply, connected to 33 VSS Power substrate 34 Vbat Power Positive power supply 35 Vreg Analog Regulated supply 36 RESET Input Reset pin (active high) 37 Vmult Analog Pad for optional voltage multiplier capacitor Connection to Xtal/ 38 OscIn ck_cr Analog/Input CoolRISC clock for test and MTP programing Connection to Xtal/ 39 OscOut ptck Analog/Input Peripheral clock for test and MTP programing Input of Port A/ 40 PA(0) testin Input Data input for test and MTP programing/ Counter A input Input of Port A/ 41 PA(1) testck Input Data clock for test and MTP programing/ Counter B input Input of Port A/ 42 PA(2) Input Counter C input/ Counter capture input Input of Port A/ 43 PA(3) Input Counter D input/ Counter capture input 44 PA(4) Input Input of Port A Pin-out of the XX-XE88LC01 in TQFP44 Preliminary Release date: 03-00 Page 3 D003-060 Product Specification SUNSTAR射频通信 http://www.rfoe.net/ TEL:0755-83397033 FAX:0755-83376182 E-MAIL:[email protected] SUNSTAR微波光电 http://www.rfoe.net/ TEL:0755-83396822 FAX:0755-83376182 E-MAIL:[email protected] Low-Power Microcontroller XX-XE88LC01 XE88LC01xI Electrical Characteristics Operation conditions min typ max Unit Remarks ROM version 2.4 5.5 V Power supply MTP version 2.4 5.5 V CPU running 310 uA 1 at 1 MIPS CPU running at 32 kHz 10 uA 2 on Xtal, RC off CPU halt, timer on Xtal, 1uA2 RC off CPU halt, timer on Xtal, 1.7 uA 2 RC ready Current requirement CPU halt, Xtal off 1.4 uA 2 timer on RC at 100 kHz CPU halt, ADC 12 bits 200 uA 1 at 4 kHz CPU halt, ADC 12 bits 250 uA 1 at 4 kHz, PGA gain 100 Voltage level 15 uA 2 detection Prog. voltage 10.3 10.8 V Erase time 3 30 s MTP Write/Erase cycles 10 3 Data retention 10 year 4 Current requirement of the XE88LC03 Note: 1)Power supply: 2.4 V - 5.5 V, at 27°C; min voltage of XX version may be higher, max frequency of current XX version is 2 MHz Note: 2) Power supply: 1.2 V - 5.5 V, at 27 °C, for ROM versions Note: 3) More cycles possible during development, with restraint retention Note: 4)Temperature < 85°C CPU The XE88LC01 CPU is a low power RISC core. It has 16 internal registers for efficient implementation of the C com- piler. Its instruction set is made of 35 generic instructions, all coded on 22 bits, with 8 addressing modes. All instruc- tions are executed in one clock cycle,Preliminary including conditional jumps and 8x8 multiplication, therefore the XE88LC01 runs at 1 MIPS on a 1 MHz clock. A complete tool suite for development is available from XEMICS, including programmer, C-compiler, assembler, simulator, linker, all integrated in a modern and efficient graphical user interface. Release date: 03-00 Page 4 D003-060 Product Specification SUNSTAR射频通信 http://www.rfoe.net/ TEL:0755-83397033 FAX:0755-83376182 E-MAIL:[email protected] SUNSTAR微波光电 http://www.rfoe.net/ TEL:0755-83396822 FAX:0755-83376182 E-MAIL:[email protected] Low-Power Microcontroller XX-XE88LC01 NAME Parameters res op1 op2 FUNCTION MODIF. addr:16 PC0 <- addr JUMP ip PC0 <- ip addr:16 if cc then PC0 <- addr Jcc ip if cc then PC0 <- ip - , - , - , - addr:16 PCn <- PCn-1 (n>1), PC1 <- PC0+1, PC0 <- addr CALL ip PCn <- PCn-1 (n>1), PC1 <- PC0+1, PC0 <- ip addr:16 ip <- PC0+1, PC0 <- addr:16 CALLS ip ip <- PC0+1, PC0 <- ip RET PCn-1 (n>0) <- PCn RETS PC0 <- ip RETI PCn-1 (n>0) <- PCn, GIE <- 1 - , - , - , - PUSH PCn <- PCn-1 (n>1), PC1 <- ip, PC0 <- PC0+1 POP ip <- PC1, PCn-1 (n>1) <- PCn, PC0 <- PC0+1 reg, data:8 reg data reg1, reg2 reg1 reg2 - , - , Z , a MOVE reg, eaddr reg eaddr res <- op1 eaddr, reg eaddr reg - , - , - , - addr:8, data:8 addr data CMVD reg1, reg2 reg1 reg2 if C=0 then res <- op1 - , - , Z , a CMVS reg, eaddr reg eaddr if C=1 then res <- op1 reg1, reg2 reg1 reg2 SHL reg reg reg res(bitn) <- op1(bitn-1) (0<n<8), res(0) <- 0, C <- op1(7) C, V, Z, a reg, eaddr reg eaddr reg1, reg2 reg1 reg2 SHLC reg reg reg res(bitn) <- op1(bitn-1) (0<n<8), res(0) <- C, C <- op1(7) C, V, Z, a reg, eaddr reg eaddr reg1, reg2 reg1 reg2 SHR reg reg reg res(bitn-1) <- op1(bitn) (0<n<8), res(7) <- 0, C <- op1(0) C, V, Z, a reg, eaddr reg eaddr reg1, reg2 reg1 reg2 SHRC reg reg reg res(bitn-1) <- op1(bitn) (0<n<8), res(7) <- C, C <- op1(0) C, V, Z, a reg, eaddr reg eaddr reg1, reg2 reg1 reg2 SHRA reg reg reg res(bitn-1) <- op1(bitn) (0<n<8), res(7) <- op1(7), C <- op1(0) C, V, Z, a reg, eaddr reg eaddr reg1, reg2 reg1 reg2 CPL1 reg reg reg res <- NOT (op1) -, -, Z, a reg, eaddr reg eaddr reg1, reg2 reg1 reg2 CPL2 reg reg reg res <- NOT (op1) +1, if op1 = 0 then C = 1 C, V, Z, a reg, eaddr reg eaddr reg1, reg2 reg1 reg2 CPL2C reg reg reg res <- NOT (op1) +C, if op1 = 0 then C = 1 C, V, Z, a reg, eaddr reg eaddr reg1, reg2 reg1 reg2 INC reg reg reg res <- op1 +1, if overflow then C = 1 C, V, Z, a reg, eaddr reg eaddr reg1, reg2 reg1 reg2 INCC reg reg reg res <- op1 +C, if overflow then C = 1 C, V, Z, a reg, eaddr reg eaddr reg1, reg2 reg1 reg2 DEC reg reg reg res <- op1 -1, if underflow then C = 0 C, V, Z, a reg, eaddr reg eaddr reg1, reg2 reg1 reg2 Preliminary DECC reg reg reg res <- op1 -(1 -C), if underflow then C = 0 C, V, Z, a reg, eaddr reg eaddr Table 1.2: XE8000 Instruction Set Release date: 03-00 Page 5 D003-060 Product Specification SUNSTAR射频通信 http://www.rfoe.net/ TEL:0755-83397033 FAX:0755-83376182 E-MAIL:[email protected] SUNSTAR微波光电 http://www.rfoe.net/ TEL:0755-83396822 FAX:0755-83376182 E-MAIL:[email protected] Low-Power Microcontroller XX-XE88LC01 NAME Parameters res op1 op2 FUNCTION MODIF.
Load more

Recommended publications
  • Tms320dm35x Dmsoc Timer/Watchdog Timer User's Guide
    TMS320DM35x Digital Media System-on-Chip (DMSoC) Timer/Watchdog Timer Reference Guide Literature Number: SPRUEE5A May 2006–Revised September 2007 2 SPRUEE5A–May 2006–Revised September 2007 Submit Documentation Feedback Contents Preface ............................................................................................................................... 6 1 Introduction................................................................................................................ 9 1.1 Purpose of the Peripheral....................................................................................... 9 1.2 Features ........................................................................................................... 9 1.3 Functional Block Diagram ..................................................................................... 10 1.4 Industry Standard Compatibility Statement ................................................................. 10 2 Architecture – General-Purpose Timer Mode ................................................................ 10 2.1 Backward Compatible Mode (Timer 3 Only) ................................................................ 10 2.2 Clock Control.................................................................................................... 11 2.3 Signal Descriptions ............................................................................................. 12 2.4 Timer Modes .................................................................................................... 13 2.5 Timer
    [Show full text]
  • SPECIFICATION (General Release)
    HC05LJ5GRS/H REV 1 68HC05LJ5 SPECIFICATION (General Release) November 10, 1998 Semiconductor Products Sector Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola, Inc., 1998 November 10, 1998 GENERAL RELEASE SPECIFICATION TABLE OF CONTENTS Section Page SECTION 1 GENERAL DESCRIPTION 1.1 FEATURES.....................................................................................................
    [Show full text]
  • Software Techniques for Improving Microcontrollers EMC Performance
    AN1015 Application note Software techniques for improving microcontrollers EMC performance Introduction A major contributor to improved EMC performance in microcontroller-based electronics systems is the design of hardened software. Problems induced by EMC disturbances need to be considered as early as possible in the design phase. EMC-oriented software increases the security and the reliability of your application. EMC-hardened software is inexpensive to implement, improves the final goods immunity performance and saves hardware and development costs. You should consider EMC disturbances to analog or digital data just like any other application parameter. Examples of problems induced by EMC disturbances: Microcontroller not responding Program Counter runaway Execution of unexpected instructions Bad address pointing Bad execution of subroutines Parasitic reset and/or parasitic interrupts Corruption of IP configuration I/O deprogramming Examples of consequences of failing software: Unexpected response of product Loss of context Unexpected branch in process Loss of interrupts Loss of data integrity Corrupted reading of input values. This application note deals with two categories of software techniques, namely: Preventive techniques: these can be implemented in existing designs, their purpose is to improve product robustness. Auto-recovery techniques: when a runaway condition is detected, a recovery subroutine is used to take the decision to execute fail-safe routines, optionally sending a warning and then automatically returning back to normal operations (this operation may be absolutely transparent to the user of the application). June 2014 DocID5833 Rev 2 1/19 www.st.com Contents AN1015 Contents 1 Related documents . 5 2 Preventive techniques . 6 2.1 Using the watchdog and time control techniques .
    [Show full text]
  • Lecture 2 General Concepts of RTOS (Real-Time Operating System)
    CENG 383 Real-Time Systems Lecture 2 General Concepts of RTOS (Real-Time Operating System) Asst. Prof. Tolga Ayav, Ph.D. Department of Computer Engineering İzmir Institute of Technology Operating System z Specialized collection of system programs is called operating system. z Must provide at least three specific functions: − Task scheduling − Task dispatching − İntertask communication z Kernel (Nucleus): The smallest portion of OS that provides those three essential functions. İzmir Institute of Technology Embedded Systems Lab Role of the Kernel İzmir Institute of Technology Embedded Systems Lab Three Kernel Functions OS Kernel - 3 functions: z Task Scheduler : To determine which task will run next in a multitasking system z Task Dispatcher: To perform necessary bookkeeping to start a task z Intertask Communication: To support communication between one process (i.e. task) and another İzmir Institute of Technology Embedded Systems Lab Kernel Design Strategies z Polled Loop Systems z Cyclic Executive z Cooperative Multitasking z Interrupt-Driven Systems z Foreground/Background Systems z Full featured RTOS İzmir Institute of Technology Embedded Systems Lab 1. Polled Loop Systems Polled loops are used for fast response to single devices. In a polled-loop system, a single and a repetitive instruction is used to test a flag that indicates whether or not some event has occurred. If the event has not occurred, then the polling continues. Example: suppose a software system is needed to handle packets of data that arrive at a rate of no more than 1 per second. A flag named packet_here is set by the network, which writes the data into the CPU’s memory via direct memory access (DMA).
    [Show full text]
  • F MC -8L MB89580B/BW Series HARDWARE MANUAL
    FUJITSU SEMICONDUCTOR CM25-10142-3E CONTROLLER MANUAL F2MCTM-8L 8-BIT MICROCONTROLLER MB89580B/BW Series HARDWARE MANUAL F2MCTM-8L 8-BIT MICROCONTROLLER MB89580B/BW Series HARDWARE MANUAL FUJITSU LIMITED PREFACE ■ Objectives and Intended Reader The MB89580B/BW series of products has been developed as one of the general products of F2MC-8L family. The F2MC-8L family is an original 8 bit one-chip microcontroller that can be used for Application Specific ICs (ASICs). The MB89580B/BW series has a wide range of uses in consumer and industrial equipment. This manual covers the functions and operations of the MB89580B/BW series and is designed for engineers who develop products using the MB89580B/BW series of microcontrollers. For information on the microcontroller’s instruction set, refer to the F2MC-8L Programming Manual. ■ Trademarks F2MC is the abbreviation of FUJITSU Flexible Microcontroller. Other system and product names in this manual are trademarks of respective companies or organizations. The symbols TM and ® are sometimes omitted in this manual. ■ Structure of This Manual This manual consists of the following 13 chapters and appendix. CHAPTER 1 "OVERVIEW" This chapter explains the features and basic specifications of the MB89580B/BW series of microcontrollers. CHAPTER 2 "HANDLING DEVICE" This chapter explains the precautions to be taken when using the USB general-purpose one- chip microcontroller. CHAPTER 3 "CENTRAL PROCESSING UNIT (CPU)" This chapter explains the functions and operation of the CPU. CHAPTER 4 "I/O PORTS" This chapter explains the functions and operation of the I/O ports. CHAPTER 5 "TIMEBASE TIMER" This chapter explains the functions and operation of the timebase timer.
    [Show full text]
  • Atrwdt, Atxwdt
    PC Watchdog Timer Card CE Models: ATRWDT and ATXWDT Documentation Number ATxWDT-1303 This product designed and manufactured in Ottawa, Illinois USA of domestic and imported parts by International Headquarters B&B Electronics Mfg. Co. Inc. 707 Dayton Road -- P.O. Box 1040 -- Ottawa, IL 61350 USA Phone (815) 433-5100 -- General Fax (815) 433-5105 Home Page: www.bb-elec.com Sales e-mail: [email protected] -- Fax (815) 433-5109 Technical Support e-mail: [email protected] -- Fax (815) 433-5104 European Headquarters B&B Electronics Ltd. Westlink Commercial Park, Oranmore, Co. Galway, Ireland Phone +353 91-792444 -- Fax +353 91-792445 Home Page: www.bb-europe.com Sales e-mail: [email protected] Technical Support e-mail: [email protected] B&B Electronics -- Revised March 2003 Documentation Number ATxWDT-1303 ATRWDT & ATXWDT Cover Page B&B Electronics Mfg Co – 707 Dayton Rd - PO Box 1040 - Ottawa IL 61350 - Ph 815-433-5100 - Fax 815-433-5104 B&B Electronics Ltd – Westlink Comm. Pk – Oranmore, Galway, Ireland – Ph +353 91-792444 – Fax +353 91-792445 Table of Contents CHAPTER 1: GENERAL INFORMATION...................................1 INTRODUCTION..................................................................................1 FEATURES..........................................................................................1 SPECIFICATIONS ................................................................................1 CHAPTER 2: SETUP AND INSTALLATION...............................2 INSPECTION .......................................................................................2
    [Show full text]
  • Binary Tree Classification of Rigid Error Detection and Correction Techniques Angeliki Kritikakou, Rafail Psiakis, Francky Catthoor, Olivier Sentieys
    Binary Tree Classification of Rigid Error Detection and Correction Techniques Angeliki Kritikakou, Rafail Psiakis, Francky Catthoor, Olivier Sentieys To cite this version: Angeliki Kritikakou, Rafail Psiakis, Francky Catthoor, Olivier Sentieys. Binary Tree Classification of Rigid Error Detection and Correction Techniques. ACM Computing Surveys, Association for Com- puting Machinery, 2020, 53 (4), pp.1-38. 10.1145/3397268. hal-02927439 HAL Id: hal-02927439 https://hal.archives-ouvertes.fr/hal-02927439 Submitted on 29 Jan 2021 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. 1 Binary Tree Classification of Rigid Error Detection and Correction Techniques ANGELIKI KRITIKAKOU, Univ Rennes, Inria, CNRS, IRISA, France RAFAIL PSIAKIS, Univ Rennes, Inria, CNRS, IRISA, France FRANCKY CATTHOOR, IMEC, KU Leuven, Belgium OLIVIER SENTIEYS, Univ Rennes, Inria, CNRS, IRISA, France Due to technology scaling and harsh environments, a wide range of fault tolerant techniques exists to deal with the error occurrences. Selecting a fault tolerant technique is not trivial, whereas more than the necessary overhead is usually inserted during the system design. To avoid over-designing, it is necessary to in-depth understand the available design options. However, an exhaustive listing is neither possible to create nor efficient to use due to its prohibited size.
    [Show full text]
  • Computer Science & Engineering
    Computer Science & Engineering B.TECH. PROGRAMME FIRST YEAR FIRST SEMESTER A. Theory Sl. No Code Subject Contacts Credit Points Periods/ Week L T P Total 1 HMTS1101 Business English 2 0 0 2 2 2 CHEM1001 Chemistry I 3 1 0 4 4 3 MATH1101 Mathematics I 3 1 0 4 4 4 ELEC1001 Basic Electrical Engineering 3 1 0 4 4 5 MECH1101 Engineering Mechanics 3 1 0 4 4 Total Theory 18 18 B. Laboratory 1 CHEM1011 Chemistry I Lab 0 0 3 3 2 2 ELEC1111 Basic Electrical Engineering Lab 0 0 3 3 2 3 MECH1012 Engineering Drawing 1 0 3 4 3 4. HTMS1111 Language Practice(Level 1) Lab 0 0 2 2 1 Total Practical 12 8 C. Sessional 2 HMTS1121 Extra Curricular Activity 0 0 2 2 1 Total Sessional 2 1 Total of Semester 32 27 SECOND SEMESTER A. Theory Sl. No Code Subject Contacts Credit Periods/ Week Points L T P Total 1. CSEN1201 Introduction to Computing 3 1 0 4 4 2. PHYS1001 Physics I 3 1 0 4 4 3. MATH1201 Mathematics II 3 1 0 4 4 4. ECEN1001 Basic Electronics Engineering 3 1 0 4 4 5. MECH1201 Engineering Thermodynamics and 3 1 0 4 4 Fluid Mechanics Total Theory 20 20 B. Laboratory 1. CSEN1211 Introduction to Computing Lab 0 0 3 3 2 2. PHYS1011 Physics I Lab 0 0 3 3 2 3. ECEN1011 Basic Electronics Engineering Lab 0 0 3 3 2 4. MECH1011 Workshop Practice 1 0 3 4 3 Total Practical 13 9 Total of Semester 33 29 SECOND YEAR THIRD SEMESTER A.
    [Show full text]
  • Architecure of the Linux Watchdog Software for the Ip Pbx
    U.P.B. Sci. Bull., Series C, Vol. 73, Iss. 4, 2011 ISSN 1454-234x ARCHITECURE OF THE LINUX WATCHDOG SOFTWARE FOR THE IP PBX Mihai Constantin1 În această lucrare sunt proiectate propunerile de arhitectură referitoare la software-ul de Watchdog pentru monitorizarea unui IP PBX. IP PBX conţine două aplicaţii principale care interacţionează între ele: Common Media Server şi IpSmallOfice. Common Media Server oferă capabilităţile de codec VoIP, iar IPSmallOffice, aplicaţia principală care rulează pe Linux PC, controlează apelurile telefonice şi oferă telefonie IP. Watchdog reprezintă o aplicaţie de sine stătătoare şi necesită un fişier de configurare care să citească date despre procesele pe care le monitorizează. De asemenea, această aplicaţie rulează ca „daemon” şi este pornită la startup-ul întregului sistem IP PBX. The architecture proposals of a Watchdog software for the IP PBX monitoring are designed in this paper. IP PBX contains two main applications which interact between them: Common Media Server and IpSmallOffice. Common Media Server provides VoIP codec capabilities, and IpSmallOffice is the main application running on a Linux PC, controls the phone calls and provides IP telephony switching. The Watchdog is a stand-alone application and it needs a configuration file to read the data about the processes it monitors. Moreover, this application will be demonized and is added to start at system startup. Keywords: Watchdog, Common Media Server, IpSmallOffice,Linux, Processes,Polling,SIP,Keepalives 1. Introduction IPSmallOffice and Common Media Server are interdependent applications. Given this, when one of them is shutdown or, in a worse case, crashes, both of them need to be restarted.
    [Show full text]
  • Coverstory by Markus Levy, Technical Editor
    coverstory By Markus Levy, Technical Editor ACRONYMS IN DIRECTORY ALU: arithmetic-logic unit AMBA: Advanced Microcontroller Bus Architecture BIU: bus-interface unit CAN: controller-area network CMP: chip-level multiprocessing DMA: direct-memory access EDO: extended data out EJTAG: enhanced JTAG FPU: floating-point unit JVM: Java virtual machine MAC: multiply-accumulate MMU: memory-management unit NOP: no-operation instruction PIO: parallel input/output PLL: phase-locked loop PWM: pulse-width modulator RTOS: real-time operating system SDRAM: synchronous DRAM SOC: system on chip SIMD: single instruction multiple data TLB: translation-look-aside buffer VLIW: very long instruction word Illustration by Chinsoo Chung 54 edn | September 14, 2000 www.ednmag.com EDN’s 27th annual MICROPROCESSOR/MICROCONTROLLER DIRECTORY The party’s at the high end elcome to the year 2000 version of tectural and device features that will help you the EDN Microprocessor/Microcon- quickly compare the important processor dif- troller Directory: It’s the 27th consec- ferences. These processor tables include the Wutive year of this directory, and we standard fare of features and contain informa- certainly have something to celebrate. The en- tion related to EEMBC (EDN Embedded Mi- tire processor industry has seen incredible croprocessor Benchmark Consortium, growth, but the real parties have been happen- www.eembc.org). EEMBC’s goal is to provide ing in the 32-bit, 64-bit, and VLIW fraternities. the certified benchmark scores to help you se- Although a number of new architectures have lect the processor for your next design. Rather sprung up, processor vendors have primarily than fill an entire table with the processor focused on delivering newer versions or up- scores, EDN has indicated which companies grades of their existing architectures.
    [Show full text]
  • Intel® Quickassist Technology (Intel® QAT) Software for Linux* Release Notes Package Version: QAT1.7.L.4.6.0-00025
    Intel® QuickAssist Technology (Intel® QAT) Software for Linux* Release Notes Package Version: QAT1.7.L.4.6.0-00025 June 2019 Document Number: 336211-011 You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com. Intel technologies may require enabled hardware, specific software, or services activation. Check with your system manufacturer or retailer. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps. Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548- 4725 or visit www.intel.com/design/literature.htm.
    [Show full text]
  • Great Watchdogs Version 1.2, Updated January 2004
    Great Watchdogs Version 1.2, updated January 2004 Jack G. Ganssle [email protected] The Ganssle Group PO Box 38346 Baltimore, MD 21231 (410) 496-3647 fax (647) 439-1454 Jack Ganssle believes that embedded development can be much more efficient than it usually is, and that we can – and must – create more reliable products. He conducts one-day seminars that teach ways to produce better firmware faster. For more information see www.ganssle.com. Building a Great Watchdog Launched in January of 1994, the Clementine spacecraft spent two very successful months mapping the moon before leaving lunar orbit to head towards near-Earth asteroid Geographos. A dual-processor Honeywell 1750 system handled telemetry and various spacecraft functions. Though the 1750 could control Clementine’s thrusters, it did so only in emergency situations; all routine thruster operations were under ground control. On May 7, 1994, the 1750 experienced a floating point exception. This wasn’t unusual; some 3000 prior exceptions had been detected and handled properly. But immediately after the May 7 event downlinked data started varying wildly and nonsensically. Then the data froze. Controllers spent 20 minutes trying to bring the system back to life by sending software resets to the 1750; all were ignored. A hardware reset command finally brought Clementine back on-line. Alive, yes, even communicating with the ground, but with virtually no fuel left. The evidence suggests that the 1750 locked up, probably due to a software crash. While hung the processor turned on one or more thrusters, dumping fuel and setting the spacecraft spinning at 80 RPM.
    [Show full text]