Corey: an Operating System for Many Cores

Total Page:16

File Type:pdf, Size:1020Kb

Corey: an Operating System for Many Cores Corey: An Operating System for Many Cores Silas Boyd-Wickizer∗ Haibo Chen† Rong Chen† Yandong Mao† Frans Kaashoek∗ Robert Morris∗ Aleksey Pesterev∗ Lex Stein‡ Ming Wu‡ Yuehua Dai◦ Yang Zhang∗ Zheng Zhang‡ ∗MIT †Fudan University ‡Microsoft Research Asia ◦Xi’an Jiaotong University ABSTRACT total application run time on two cores [12]. Veal and Foong show that as a Linux Web server uses more cores Multiprocessor application performance can be limited directory lookups spend increasing amounts of time con- by the operating system when the application uses the tending for spin locks [29]. Section 8.5.1 shows that operating system frequently and the operating system contention for Linux address space data structures causes services use data structures shared and modified by mul- the percentage of total time spent in the reduce phase of tiple processing cores. If the application does not need a MapReduce application to increase from 5% at seven the sharing, then the operating system will become an cores to almost 30% at 16 cores. unnecessary bottleneck to the application’s performance. One source of poorly scaling operating system ser- This paper argues that applications should control vices is use of data structures modified by multiple cores. sharing: the kernel should arrange each data structure Figure 1 illustrates such a scalability problem with a sim- so that only a single processor need update it, unless ple microbenchmark. The benchmark creates a number directed otherwise by the application. Guided by this of threads within a process, each thread creates a file de- design principle, this paper proposes three operating scriptor, and then each thread repeatedly duplicates (with system abstractions (address ranges, kernel cores, and dup) its file descriptor and closes the result. The graph shares) that allow applications to control inter-core shar- shows results on a machine with four quad-core AMD ing and to take advantage of the likely abundance of Opteron chips running Linux 2.6.25. Figure 1 shows cores by dedicating cores to specific operating system that, as the number of cores increases, the total number of functions. dup and close operations per unit time decreases. The Measurements of microbenchmarks on the Corey pro- cause is contention over shared data: the table describ- totype operating system, which embodies the new ab- ing the process’s open files. With one core there are no stractions, show how control over sharing can improve cache misses, and the benchmark is fast; with two cores, performance. Application benchmarks, using MapRe- the cache coherence protocol forces a few cache misses duce and a Web server, show that the improvements can per iteration to exchange the lock and table data. More be significant for overall performance: MapReduce on generally, only one thread at a time can update the shared Corey performs 25% faster than on Linux when using file descriptor table (which prevents any increase in per- 16 cores. Hardware event counters confirm that these formance), and the increasing number of threads spin- improvements are due to avoiding operations that are ex- ning for the lock gradually increases locking costs. This pensive on multicore machines. problem is not specific to Linux, but is due to POSIX se- mantics, which require that a new file descriptor be vis- 1INTRODUCTION ible to all of a process’s threads even if only one thread Cache-coherent shared-memory multiprocessor hard- uses it. ware has become the default in modern PCs as chip man- Common approaches to increasing scalability include ufacturers have adopted multicore architectures. Chips avoiding shared data structures altogether, or designing with four cores are common, and trends suggest that them to allow concurrent access via fine-grained locking chips with tens to hundreds of cores will appear within or wait-free primitives. For example, the Linux com- five years [2]. This paper explores new operating system munity has made tremendous progress with these ap- abstractions that allow applications to avoid bottlenecks proaches [18]. in the operating system as the number of cores increases. A different approach exploits the fact that some in- Operating system services whose performance scales stances of a given resource type need to be shared, while poorly with the number of cores can dominate applica- others do not. If the operating system were aware of an tion performance. Gough et al. show that contention for application’s sharing requirements, it could choose re- Linux’s scheduling queues can contribute significantly to source implementations suited to those requirements. A USENIX Association 8th USENIX Symposium on Operating Systems Design and Implementation 43 mentable without inter-core sharing by default, but allow 3000 sharing among cores as directed by applications. 2500 We have implemented these abstractions in a proto- type operating system called Corey. Corey is organized 2000 like an exokernel [9] to ease user-space prototyping of 1500 experimental mechanisms. The Corey kernel provides the above three abstractions. Most higher-level services 1000 are implemented as library operating systems that use the 500 abstractions to control sharing. Corey runs on machines 1000s of dup + close per second with AMD Opteron and Intel Xeon processors. 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Several benchmarks demonstrate the benefits of the Cores new abstractions. For example, a MapReduce applica- Figure 1: Throughput of the file descriptor dup and close mi- tion scales better with address ranges on Corey than on crobenchmark on Linux. Linux. A benchmark that creates and closes many short TCP connections shows that Corey can saturate the net- limiting factor in this approach is that the operating sys- work device with five cores by dedicating a kernel core tem interface often does not convey the needed informa- to manipulating the device driver state, while 11 cores tion about sharing requirements. In the file descriptor are required when not using a dedicated kernel core. A example above, it would be helpful if the thread could synthetic Web benchmark shows that Web applications indicate whether the new descriptor is private or usable can also benefit from dedicating cores to data. by other threads. In the former case it could be created This paper should be viewed as making a case for con- in a per-thread table without contention. trolling sharing rather than demonstrating any absolute This paper is guided by a principle that generalizes conclusions. Corey is an incomplete prototype, and thus the above observation: applications should control shar- it may not be fair to compare it to full-featured operating ing of operating system data structures. “Application” systems. In addition, changes in the architecture of fu- is meant in a broad sense: the entity that has enough ture multicore processors may change the attractiveness information to make the sharing decision, whether that of the ideas presented here. be an operating system service, an application-level li- The rest of the paper is organized as follows. Using brary, or a traditional user-level application. This prin- architecture-level microbenchmarks, Section 2 measures ciple has two implications. First, the operating system the cost of sharing on multicore processors. Section 3 should arrange each of its data structures so that by de- describes the three proposed abstractions to control shar- fault only one core needs to use it, to avoid forcing ing. Section 4 presents the Corey kernel and Section 5 unwanted sharing. Second, the operating system inter- its operating system services. Section 6 summarizes the faces should let callers control how the operating system extensions to the default system services that implement shares data structures between cores. The intended re- MapReduce and Web server applications efficiently. Sec- sult is that the operating system incurs sharing costs (e.g., tion 7 summarizes the implementation of Corey. Sec- cache misses due to memory coherence) only when the tion 8 presents performance results. Section 9 reflects on application designer has decided that is the best plan. our results so far and outlines directions for future work. This paper introduces three new abstractions for ap- Section 10 relates Corey to previous work. Section 11 plications to control sharing within the operating system. summarizes our conclusions. Address ranges allow applications to control which parts of the address space are private per core and which are 2MULTICORE CHALLENGES shared; manipulating private regions involves no con- The main goal of Corey is to allow applications to scale tention or inter-core TLB invalidations, while explicit in- well with the number of cores. This section details some dication of shared regions allows sharing of hardware hardware obstacles to achieving that goal. page tables and consequent minimization of soft page Future multicore chips are likely to have large total faults (page faults that occur when a core references amounts of on-chip cache, but split up among the many pages with no mappings in the hardware page table but cores. Performance may be greatly affected by how well which are present in physical memory). Kernel cores al- software exploits the caches and the interconnect be- low applications to dedicate cores to run specific kernel tween cores. For example, using data in a different core’s functions, avoiding contention over the data those func- cache is likely to be faster than fetching data from mem- tions use. Shares are lookup tables
Recommended publications
  • Linux Kernel and Driver Development Training Slides
    Linux Kernel and Driver Development Training Linux Kernel and Driver Development Training © Copyright 2004-2021, Bootlin. Creative Commons BY-SA 3.0 license. Latest update: October 9, 2021. Document updates and sources: https://bootlin.com/doc/training/linux-kernel Corrections, suggestions, contributions and translations are welcome! embedded Linux and kernel engineering Send them to [email protected] - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 1/470 Rights to copy © Copyright 2004-2021, Bootlin License: Creative Commons Attribution - Share Alike 3.0 https://creativecommons.org/licenses/by-sa/3.0/legalcode You are free: I to copy, distribute, display, and perform the work I to make derivative works I to make commercial use of the work Under the following conditions: I Attribution. You must give the original author credit. I Share Alike. If you alter, transform, or build upon this work, you may distribute the resulting work only under a license identical to this one. I For any reuse or distribution, you must make clear to others the license terms of this work. I Any of these conditions can be waived if you get permission from the copyright holder. Your fair use and other rights are in no way affected by the above. Document sources: https://github.com/bootlin/training-materials/ - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 2/470 Hyperlinks in the document There are many hyperlinks in the document I Regular hyperlinks: https://kernel.org/ I Kernel documentation links: dev-tools/kasan I Links to kernel source files and directories: drivers/input/ include/linux/fb.h I Links to the declarations, definitions and instances of kernel symbols (functions, types, data, structures): platform_get_irq() GFP_KERNEL struct file_operations - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 3/470 Company at a glance I Engineering company created in 2004, named ”Free Electrons” until Feb.
    [Show full text]
  • Pin Tutorial What Is Instrumentation?
    Pin Tutorial What is Instrumentation? A technique that inserts extra code into a program to collect runtime information Instrumentation approaches: • Source instrumentation: – Instrument source programs • Binary instrumentation: – Instrument executables directly 1 Pin Tutorial 2007 Why use Dynamic Instrumentation? No need to recompile or relink Discover code at runtime Handle dynamically-generated code Attach to running processes 2 Pin Tutorial 2007 Advantages of Pin Instrumentation Easy-to-use Instrumentation: • Uses dynamic instrumentation – Do not need source code, recompilation, post-linking Programmable Instrumentation: • Provides rich APIs to write in C/C++ your own instrumentation tools (called Pintools) Multiplatform: • Supports x86, x86-64, Itanium, Xscale • Supports Linux, Windows, MacOS Robust: • Instruments real-life applications: Database, web browsers, … • Instruments multithreaded applications • Supports signals Efficient: • Applies compiler optimizations on instrumentation code 3 Pin Tutorial 2007 Using Pin Launch and instrument an application $ pin –t pintool –- application Instrumentation engine Instrumentation tool (provided in the kit) (write your own, or use one provided in the kit) Attach to and instrument an application $ pin –t pintool –pid 1234 4 Pin Tutorial 2007 Pin Instrumentation APIs Basic APIs are architecture independent: • Provide common functionalities like determining: – Control-flow changes – Memory accesses Architecture-specific APIs • e.g., Info about segmentation registers on IA32 Call-based APIs:
    [Show full text]
  • In-Memory Protocol Fuzz Testing Using the Pin Toolkit
    In-Memory Protocol Fuzz Testing using the Pin Toolkit BACHELOR’S THESIS submitted in partial fulfillment of the requirements for the degree of Bachelor of Science in Computer Engineering by Patrik Fimml Registration Number 1027027 to the Faculty of Informatics at the Vienna University of Technology Advisor: Dipl.-Ing. Markus Kammerstetter Vienna, 5th March, 2015 Patrik Fimml Markus Kammerstetter Technische Universität Wien A-1040 Wien Karlsplatz 13 Tel. +43-1-58801-0 www.tuwien.ac.at Erklärung zur Verfassung der Arbeit Patrik Fimml Kaiserstraße 92 1070 Wien Hiermit erkläre ich, dass ich diese Arbeit selbständig verfasst habe, dass ich die verwen- deten Quellen und Hilfsmittel vollständig angegeben habe und dass ich die Stellen der Arbeit – einschließlich Tabellen, Karten und Abbildungen –, die anderen Werken oder dem Internet im Wortlaut oder dem Sinn nach entnommen sind, auf jeden Fall unter Angabe der Quelle als Entlehnung kenntlich gemacht habe. Wien, 5. März 2015 Patrik Fimml iii Abstract In this Bachelor’s thesis, we explore in-memory fuzz testing of TCP server binaries. We use the Pin instrumentation framework to inject faults directly into application buffers and take snapshots of the program state. On a simple testing binary, this results in a 2.7× speedup compared to a naive fuzz testing implementation. To evaluate our implementation, we apply it to a VNC server binary as an example for a real-world application. We describe obstacles that we had to tackle during development and point out limitations of our approach. v Contents Abstract v Contents vii 1 Introduction 1 2 Fuzz Testing 3 2.1 Naive Protocol Fuzz Testing .
    [Show full text]
  • Introduction to PIN 6.823: Computer System Architecture
    6.823: Computer System Architecture Introduction to PIN Victor Ying [email protected] Adapted from: Prior 6.823 offerings, and Intel’s Tutorial at CGO 2010 2/7/2020 6.823 Spring 2020 1 Designing Computer Architectures Build computers that run programs efficiently Two important components: 1. Study of programs and patterns – Guides interface, design choices 2. Engineering under constraints – Evaluate tradeoffs of architectural choices 2/7/2020 6.823 Spring 2020 2 Simulation: An Essential Tool in Architecture Research • A tool to reproduce the behavior of a computing device • Why use simulators? – Obtain fine-grained details about internal behavior – Enable software development – Obtain performance predictions for candidate architectures – Cheaper than building system 2/7/2020 6.823 Spring 2020 3 Labs • Focus on understanding program behavior, evaluating architectural tradeoffs Model Results Suite Benchmark 2/7/2020 6.823 Spring 2020 4 PIN • www.pintool.org – Developed by Intel – Free for download and use • A tool for dynamic binary instrumentation Runtime No need to Insert code in the re-compile program to collect or re-link information 2/7/2020 6.823 Spring 2020 5 Pin: A Versatile Tool • Architecture research – Simulators: zsim, CMPsim, Graphite, Sniper, Swarm • Software Development – Intel Parallel Studio, Intel SDE – Memory debugging, correctness/perf. analysis • Security Useful tool to have in – Taint analysis your arsenal! 2/7/2020 6.823 Spring 2020 6 PIN • www.pintool.org – Developed by Intel – Free for download and use • A tool for dynamic binary instrumentation Runtime No need to Insert code in the re-compile program to collect or re-link information 2/7/2020 6.823 Spring 2020 7 Instrumenting Instructions sub $0xff, %edx cmp %esi, %edx jle <L1> mov $0x1, %edi add $0x10, %eax 2/7/2020 6.823 Spring 2020 8 Example 1: Instruction Count I want to count the number of instructions executed.
    [Show full text]
  • Win API Hooking by Using DBI: Log Me, Baby!
    Win API hooking by using DBI: log me, baby! Ricardo J. Rodríguez [email protected] « All wrongs reversed SITARIO D IVER E LA UN D O EF R EN T S EN A C D I I S D C N E E N C DI DO N O S V S V M N I I N T A 2009 ZARAGOZA NcN 2017 NoConName 2017 Barcelona, Spain Credits of some slides thanks to Gal Diskin Win API hooking by using DBI: log me, baby! (R.J. Rodríguez) NcN 2017 1 / 24 Agenda 1 What is Dynamic Binary Instrumentation (DBI)? 2 The Pin framework 3 Developing your Own Pintools Developing Pintools: How-to Logging WinAPIs (for fun & profit) Windows File Format Uses 4 Conclusions Win API hooking by using DBI: log me, baby! (R.J. Rodríguez) NcN 2017 2 / 24 Dynamic Binary Instrumentation DBI: Dynamic Binary Instrumentation Main Words Instrumentation ?? Dynamic ?? Binary ?? Win API hooking by using DBI: log me, baby! (R.J. Rodríguez) NcN 2017 3 / 24 Analyse and control everything around an executable code Collect some information Arbitrary code insertion Dynamic Binary Instrumentation Instrumentation? Instrumentation “Being able to observe, monitor and modify the behaviour of a computer program” (Gal Diskin) Arbitrary addition of code in executables to collect some information Win API hooking by using DBI: log me, baby! (R.J. Rodríguez) NcN 2017 4 / 24 Dynamic Binary Instrumentation Instrumentation? Instrumentation “Being able to observe, monitor and modify the behaviour of a computer program” (Gal Diskin) Arbitrary addition of code in executables to collect some information Analyse and control everything around an executable code Collect some information Arbitrary code insertion Win API hooking by using DBI: log me, baby! (R.J.
    [Show full text]
  • Intel's Dynamic Binary Instrumentation Engine Pin Tutorial
    Pin: Intel’s Dynamic Binary Instrumentation Engine Pin Tutorial Intel Corporation Written By: Tevi Devor Presented By: Sion Berkowits CGO 2013 1 Which one of these people is the Pin Performance Guru? 2 Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED “AS IS”. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, reference www.intel.com/software/products. Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries. *Other names and brands may be claimed as the property of others. Copyright © 2013. Intel Corporation. 3 Optimization Notice Intel compilers, associated libraries and associated development tools may include or utilize options that optimize for instruction sets that are available in both Intel and non-Intel microprocessors (for example SIMD instruction sets), but do not optimize equally for non-Intel microprocessors. In addition, certain compiler options for Intel compilers, including some that are not specific to Intel micro- architecture, are reserved for Intel microprocessors.
    [Show full text]
  • Valgrind a Framework for Heavyweight Dynamic Binary
    VValgrindalgrind AA FramFrameweworkork forfor HHeavyweavyweighteight DDynamynamicic BBinaryinary InstrumInstrumentationentation Nicholas Nethercote — National ICT Australia Julian Seward — OpenWorks LLP 1 FAFAQQ #1#1 • How do you pronounce “Valgrind”? • “Val-grinned”, not “Val-grined” • Don’t feel bad: almost everyone gets it wrong at first 2 DDBBAA toolstools • Program analysis tools are useful – Bug detectors – Profilers – Visualizers • Dynamic binary analysis (DBA) tools – Analyse a program’s machine code at run-time – Augment original code with analysis code 3 BBuildinguilding DDBBAA toolstools • Dynamic binary instrumentation (DBI) – Add analysis code to the original machine code at run-time – No preparation, 100% coverage • DBI frameworks – Pin, DynamoRIO, Valgrind, etc. Tool Framework + = Tool plug-in 4 PriorPrior wworkork Well-studied Not well-studied Framework performance Instrumentation capabilities Simple tools Complex tools • Potential of DBI has not been fully exploited – Tools get less attention than frameworks – Complex tools are more interesting than simple tools 5 ShadowShadow valuevalue toolstools 6 ShadowShadow valuevalue toolstools (I)(I) • Shadow every value with another value that describes it – Tool stores and propagates shadow values in parallel Tool(s) Shadow values help find... Memcheck Uses of undefined values bugs Annelid Array bounds violations Hobbes Run-time type errors TaintCheck, LIFT, TaintTrace Uses of untrusted values security “Secret tracker” Leaked secrets DynCompB Invariants properties Redux Dynamic
    [Show full text]
  • Using Dynamic Binary Instrumentation for Security (And How You May Get Caught Red Handed)
    SoK: Using Dynamic Binary Instrumentation for Security (And How You May Get Caught Red Handed) Daniele Cono D’Elia Emilio Coppa Simone Nicchi Sapienza University of Rome Sapienza University of Rome Sapienza University of Rome [email protected] [email protected] [email protected] Federico Palmaro Lorenzo Cavallaro Prisma King’s College London [email protected] [email protected] ABSTRACT 1 INTRODUCTION Dynamic binary instrumentation (DBI) techniques allow for moni- Even before the size and complexity of computer software reached toring and possibly altering the execution of a running program up the levels that recent years have witnessed, developing reliable and to the instruction level granularity. The ease of use and flexibility of efficient ways to monitor the behavior of code under execution DBI primitives has made them popular in a large body of research in has been a major concern for the scientific community. Execution different domains, including software security. Lately, the suitabil- monitoring can serve a great deal of purposes: to name but a few, ity of DBI for security has been questioned in light of transparency consider performance analysis and optimization, vulnerability iden- concerns from artifacts that popular frameworks introduce in the tification, as well as the detection of suspicious actions, execution execution: while they do not perturb benign programs, a dedicated patterns, or data flows in a program. adversary may detect their presence and defeat the analysis. To accomplish this task users can typically resort to instrumen- The contributions we provide are two-fold. We first present the tation techniques, which in their simplest form consist in adding abstraction and inner workings of DBI frameworks, how DBI as- instructions to the code sections of the program under observation.
    [Show full text]
  • A Dynamic Binary Instrumentation Engine for the ARM Architecture
    A Dynamic Binary Instrumentation Engine for the ARM Architecture Kim Hazelwood Artur Klauser University of Virginia Intel Corporation ABSTRACT behavior. The same frameworks have been used to implement run- Dynamic binary instrumentation (DBI) is a powerful technique for time optimizations, run-time enforcement of security policies, and analyzing the runtime behavior of software. While numerous DBI run-time adaptation to environmental factors, such as power and frameworks have been developed for general-purpose architectures, temperature. Yet, almost all of this research has targeted the high- work on DBI frameworks for embedded architectures has been fairly performance computing domain. limited. In this paper, we describe the design, implementation, and The embedded computing market is a great target for dynamic applications of the ARM version of Pin, a dynamic instrumentation binary instrumentation. On these systems it is critical for perfor- system from Intel. In particular, we highlight the design decisions mance bottlenecks, memory leaks, and other software inefficiencies that are geared toward the space and processing limitations of em- to be located and resolved. Furthermore, considerations such as bedded systems. Pin for ARM is publicly available and is shipped power and environmental adaptation are arguably more important with dozens of sample plug-in instrumentation tools. It has been than in other computing domains. Unfortunately, robust, general- downloaded over 500 times since its release. purpose instrumentation tools aren’t nearly as common in the em- bedded arena (compared to IA32, for example). The Pin dynamic instrumentation system fills this void, allowing novice users to eas- Categories and Subject Descriptors ily, efficiently, and transparently instrument their embedded appli- D.3.4 [Programming Languages]: Code generation, Optimiza- cations, without the need for application source code.
    [Show full text]
  • PURDUE UNIVERSITY GRADUATE SCHOOL Thesis/Dissertation Acceptance
    Graduate School Form 30 Updated PURDUE UNIVERSITY GRADUATE SCHOOL Thesis/Dissertation Acceptance This is to certify that the thesis/dissertation prepared By Entitled . For the degree of Is approved by the final examining committee: . To the best of my knowledge and as understood by the student in the Thesis/Dissertation Agreement, Publication Delay, and Certification Disclaimer (Graduate School Form 32), this thesis/dissertation adheres to the provisions of Purdue University’s “Policy of Integrity in Research” and the use of copyright material. Approved by Major Professor(s): Approved by: Head of the Departmental Graduate Program Date REALTIME DYNAMIC BINARY INSTRUMENTATION A Thesis Submitted to the Faculty of Purdue University by Mike Du In Partial Fulfillment of the Requirements for the Degree of Master of Science August 2016 Purdue University Indianapolis, Indiana ii To my family. iii ACKNOWLEDGMENTS I would first like to thank my advisor, Dr. James H. Hill, for his guidance, advice, and knowledge, without whom, this work would not have been possible. I would also like to thank Dr. Rajeev R. Raje and Dr. Mihran Tuceryan for being on my thesis defense committee. Another thanks goes out to Dennis Feiock and Manjula Peiris for their assistance in answering various questions and helping debug some issues I faced. Finally, I want to thank my family and friends for their support. iv TABLE OF CONTENTS Page LIST OF TABLES :::::::::::::::::::::::::::::::: vi LIST OF FIGURES ::::::::::::::::::::::::::::::: vii ABSTRACT :::::::::::::::::::::::::::::::::::
    [Show full text]
  • Transparent Dynamic Instrumentation
    Transparent Dynamic Instrumentation Derek Bruening Qin Zhao Saman Amarasinghe Google, Inc. Google, Inc Massachusetts Institute of Technology [email protected] [email protected] [email protected] Abstract can be executed, monitored, and controlled. A software code cache Process virtualization provides a virtual execution environment is used to implement the virtual environment. The provided layer within which an unmodified application can be monitored and con- of control can be used for various purposes including security en- trolled while it executes. The provided layer of control can be used forcement [14, 22], software debugging [8, 43], dynamic analy- for purposes ranging from sandboxing to compatibility to profil- sis [42, 45], and many others [40, 41, 44]. The additional operations ing. The additional operations required for this layer are performed are performed clandestinely alongside regular program execution. clandestinely alongside regular program execution. Software dy- First presented in 2001 [9], DynamoRIO evolved from a re- namic instrumentation is one method for implementing process search project [6, 10] for dynamic optimization to the flagship virtualization which dynamically instruments an application such product of a security company [22] and finally an open source that the application’s code and the inserted code are interleaved to- project [1]. Presently it is being used to build tools like Dr. Mem- gether. ory [8] that run large applications including proprietary software on DynamoRIO is a process virtualization system implemented us- both Linux and Windows. There are many challenges to building ing software code cache techniques that allows users to build cus- such a system that supports executing arbitrary unmodified appli- tomized dynamic instrumentation tools.
    [Show full text]
  • Ropdefender: a Detection Tool to Defend Against Return-Oriented Programming Attacks
    ROPdefender: A Detection Tool to Defend Against Return-Oriented Programming Attacks Lucas Daviy, Ahmad-Reza Sadeghiy, Marcel Winandyz ySystem Security Lab zHorst Görtz Institute for IT-Security Technische Universität Darmstadt Ruhr-Universität Bochum Darmstadt, Germany Bochum, Germany ABSTRACT overflow vulnerabilities (according to the NIST1 Vulnerabil- Modern runtime attacks increasingly make use of the pow- ity database) continues to range from 600 to 700 per year. erful return-oriented programming (ROP) attack techniques Operating systems and processor manufactures provide and principles such as recent attacks on Apple iPhone and solutions to mitigate these kinds of attacks through the Acrobat products to name some. These attacks even work W ⊕ X (Writable XOR Executable) security model [49, 43], under the presence of modern memory protection mecha- which prevents an adversary from executing malicious code nisms such as data execution prevention (DEP). In this pa- by marking a memory page either writable or executable. per, we present our tool, ROPdefender, that dynamically de- Current Windows versions (such as Windows XP, Vista, or tects conventional ROP attacks (that are based on return in- Windows 7) enable W ⊕ X (named data execution preven- structions). In contrast to existing solutions, ROPdefender tion (DEP) [43] in the Windows world) by default. can be immediately deployed by end-users, since it does not rely on side information (e.g., source code or debugging in- Return-oriented Programming. formation) which are rarely provided in practice. Currently, Return-oriented programming (ROP) attacks [53], bypass our tool adds a runtime overhead of 2x which is comparable the W ⊕ X model by using only code already residing in to similar instrumentation-based tools.
    [Show full text]