Lecture 27 Device Isolation

Lecture 27 Device Isolation

10/1/2013 CHE323/CHE384 Chemical Processes for Micro- and Nanofabrication Device Isolation www.lithoguru.com/scientist/CHE323 • A silicon wafer will conduct. Two transistors located close to each other on the wafer will be electrically Lecture 27 connected via the substrate Device Isolation Chris A. Mack Adjunct Associate Professor • Device isolation is used to prevent separate transistors from interacting with each other through the substrate Reading : – Goal: good isolation while consuming the smallest area of Chapter 15, Fabrication Engineering at the Micro- and Nanoscale , 4 th edition, Campbell silicon © Chris Mack, 2013 1 © Chris Mack, 2013 2 Device Isolation LOCOS Process • There are two common approaches to device isolation • LOCOS – Local Oxidation of Silicon Deposit filmstack (Pad oxide, Thermal oxidation – Popular in the 1970s and 1980s Nitride, Resist) • STI – Shallow Trench Isolation – Came in to use in the 1990s – Preferred method for 250 nm technologies Lithography and etch opens area Strip nitride and below where Field Oxide (FOX) will be Silicon Substrate Silicon Nitride © Chris Mack, 2013 3 © Chris Mack, 2013 (Image from Wikimedia Commons) Silicon Dioxide Resist 4 LOCOS Process Shallow Trench Isolation Processes Deposit filmstack Pattern trench • Bird’s beak encroaches on active area, using up space FOX Bird’s Beak Resist strip Thermal oxidation (liner oxide) • Better isolation comes from thicker oxide, but Deposit CVD oxide fill CMP oxide this leads to larger bird’s beak • Usually a field implant is carried out just before oxidation (to increase V of parasitic th Strip nitride MOSFET) (Image from Wikimedia Commons) Silicon Substrate Silicon Nitride Silicon Dioxide Resist © Chris Mack, 2013 5 © Chris Mack, 2013 6 1 10/1/2013 STI Process Lecture 27: What have we learned? • Now the dominant isolation approach • Why is device isolation needed? • Uses less area, allowing greater transistor • What are the two most common device density isolation processes? • Trench depth can be large (~500nm) even • Why is STI the more common today? as trench width decreases • Requires well controlled deep etches, good oxide CVD process, and CMP © Chris Mack, 2013 7 © Chris Mack, 2013 8 2.

View Full Text

Details

  • File Type
    pdf
  • Upload Time
    -
  • Content Languages
    English
  • Upload User
    Anonymous/Not logged-in
  • File Pages
    2 Page
  • File Size
    -

Download

Channel Download Status
Express Download Enable

Copyright

We respect the copyrights and intellectual property rights of all users. All uploaded documents are either original works of the uploader or authorized works of the rightful owners.

  • Not to be reproduced or distributed without explicit permission.
  • Not used for commercial purposes outside of approved use cases.
  • Not used to infringe on the rights of the original creators.
  • If you believe any content infringes your copyright, please contact us immediately.

Support

For help with questions, suggestions, or problems, please contact us